Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure

Shengxi Huang; Ximeng Guan; Jinyu Zhang; Victor Moroz; Yan Wang; Zhiping Yu

doi:10.1109/EDSSC.2010.5713687

Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure

Shengxi Huang, Ximeng Guan, Jinyu Zhang, Victor Moroz, Yan Wang, Zhiping Yu

Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

7 Scopus citations

Abstract

With sub-16nm CMOS nodes looming, this work proposes a novel device structure for Gate-Ail-Around (GAA), Nanowire (NW) tunneling-FET (tFET), with axial heterojunction on the source-channel junction, gate-underlap on the drain end of the channel, and optimized doping levels of source and drain. This structure successfully suppresses the undesirable am bipolar transfer characteristics of conventional tFETs, while maintaining the advantage of small subthreshold swing of less than 60mV/dec. For the first time, an all-tFET inverter is demonstrated to exhibit excellent switching behaviors, outperforming both the homojunction Si NW-tFET and the conventional CMOS in inverters with the same gate length and supply voltage.

Original language	English (US)
Title of host publication	2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010
DOIs	https://doi.org/10.1109/EDSSC.2010.5713687
State	Published - Dec 1 2010
Event	2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010 - Hong Kong, China Duration: Dec 15 2010 → Dec 17 2010

Publication series

Name	2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010

Other

Other	2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010
Country/Territory	China
City	Hong Kong
Period	12/15/10 → 12/17/10

All Science Journal Classification (ASJC) codes

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/EDSSC.2010.5713687

Cite this

Huang, S., Guan, X., Zhang, J., Moroz, V., Wang, Y., & Yu, Z. (2010). Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure. In 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010 [5713687] (2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010). https://doi.org/10.1109/EDSSC.2010.5713687

@inproceedings{0ea9e96484c84501a1fe9fa5a3d32924,

title = "Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure",

abstract = "With sub-16nm CMOS nodes looming, this work proposes a novel device structure for Gate-Ail-Around (GAA), Nanowire (NW) tunneling-FET (tFET), with axial heterojunction on the source-channel junction, gate-underlap on the drain end of the channel, and optimized doping levels of source and drain. This structure successfully suppresses the undesirable am bipolar transfer characteristics of conventional tFETs, while maintaining the advantage of small subthreshold swing of less than 60mV/dec. For the first time, an all-tFET inverter is demonstrated to exhibit excellent switching behaviors, outperforming both the homojunction Si NW-tFET and the conventional CMOS in inverters with the same gate length and supply voltage.",

author = "Shengxi Huang and Ximeng Guan and Jinyu Zhang and Victor Moroz and Yan Wang and Zhiping Yu",

year = "2010",

month = dec,

day = "1",

doi = "10.1109/EDSSC.2010.5713687",

language = "English (US)",

isbn = "9781424499977",

series = "2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010",

booktitle = "2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010",

note = "2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010 ; Conference date: 15-12-2010 Through 17-12-2010",

}

Huang, S, Guan, X, Zhang, J, Moroz, V, Wang, Y & Yu, Z 2010, Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure. in 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010., 5713687, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010, Hong Kong, China, 12/15/10. https://doi.org/10.1109/EDSSC.2010.5713687

Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure. / Huang, Shengxi; Guan, Ximeng; Zhang, Jinyu et al.

2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010. 2010. 5713687 (2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

TY - GEN

T1 - Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure

AU - Huang, Shengxi

AU - Guan, Ximeng

AU - Zhang, Jinyu

AU - Moroz, Victor

AU - Wang, Yan

AU - Yu, Zhiping

PY - 2010/12/1

Y1 - 2010/12/1

N2 - With sub-16nm CMOS nodes looming, this work proposes a novel device structure for Gate-Ail-Around (GAA), Nanowire (NW) tunneling-FET (tFET), with axial heterojunction on the source-channel junction, gate-underlap on the drain end of the channel, and optimized doping levels of source and drain. This structure successfully suppresses the undesirable am bipolar transfer characteristics of conventional tFETs, while maintaining the advantage of small subthreshold swing of less than 60mV/dec. For the first time, an all-tFET inverter is demonstrated to exhibit excellent switching behaviors, outperforming both the homojunction Si NW-tFET and the conventional CMOS in inverters with the same gate length and supply voltage.

AB - With sub-16nm CMOS nodes looming, this work proposes a novel device structure for Gate-Ail-Around (GAA), Nanowire (NW) tunneling-FET (tFET), with axial heterojunction on the source-channel junction, gate-underlap on the drain end of the channel, and optimized doping levels of source and drain. This structure successfully suppresses the undesirable am bipolar transfer characteristics of conventional tFETs, while maintaining the advantage of small subthreshold swing of less than 60mV/dec. For the first time, an all-tFET inverter is demonstrated to exhibit excellent switching behaviors, outperforming both the homojunction Si NW-tFET and the conventional CMOS in inverters with the same gate length and supply voltage.

UR - http://www.scopus.com/inward/record.url?scp=79952518087&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79952518087&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2010.5713687

DO - 10.1109/EDSSC.2010.5713687

M3 - Conference contribution

AN - SCOPUS:79952518087

SN - 9781424499977

T3 - 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010

BT - 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010

T2 - 2010 IEEE International Conference of Electron Devices and Solid-State Circuits, EDSSC 2010

Y2 - 15 December 2010 through 17 December 2010

ER -

Design of complementary GAA-NW tunneling-FETs of axial Si-Ge heterostructure

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this