Design of power-aware FPGA fabrics

Aman Gayasen, Suresh Srinivasan, N. Vijaykrishnan, Mahmut Kandemir

Research output: Contribution to journalArticle

1 Scopus citations

Abstract

We present two techniques to reduce the power consumption in FPGAs. The first technique uses two supply voltages: timing-critical paths run on normal Vdd, while the non-critical ones save power by using a lower Vdd. Our programmable dual-Vdd architectures and Vdd assignment algorithms provide an average power saving of 61% across the MCNC benchmarks. The second technique targets applications where configuration time is crucial. It uses Asymmetric SRAM (ASRAM) (instead of high-Vt SRAM) cells to implement the configuration memory. Our bit-inversion algorithm further reduces leakage by increasing the number of ASRAM cells that are in their preferred state.

Original languageEnglish (US)
Pages (from-to)52-64
Number of pages13
JournalInternational Journal of Embedded Systems
Volume3
Issue number1-2
DOIs
StatePublished - 2007

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Design of power-aware FPGA fabrics'. Together they form a unique fingerprint.

  • Cite this