Design space exploration for 3-D Cache

Yuh Fang Tsai, Feng Wang, Yuan Xie, Narayanan Vijaykrishnan, Mary Jane Irwin

Research output: Contribution to journalArticle

62 Citations (Scopus)

Abstract

As technology scales, interconnects have become a major performance bottleneck and a major source of power consumption for sub-micro integrated circuit (IC) chips. One promising option to mitigate the interconnect challenges is 3-D ICs, in which a stack of multiple device layers are put together on the same chip. In this paper, we explore the architectural design of cache memories using 3-D circuits. We present a delay and energy model 3-D cache delay-energy estimation tool (3D-Cacti) to explore different 3-D design options of partitioning a cache. The tool allows partitioning of a cache across different device layers at various levels of granularity. The tool has been validated by comparing its results with those obtained from circuit simulation of custom 3-D layouts. We also explore the effects of various cache partitioning parameters and 3-D technology parameters on delay and energy to demonstrate the utility of the tool.

Original languageEnglish (US)
Article number4456350
Pages (from-to)444-455
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume16
Issue number4
DOIs
StatePublished - Apr 1 2008

Fingerprint

Cache memory
Architectural design
Circuit simulation
Integrated circuits
Electric power utilization
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Tsai, Yuh Fang ; Wang, Feng ; Xie, Yuan ; Vijaykrishnan, Narayanan ; Irwin, Mary Jane. / Design space exploration for 3-D Cache. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2008 ; Vol. 16, No. 4. pp. 444-455.
@article{96ef0ee2983d4fcebc4ae3e7889153b1,
title = "Design space exploration for 3-D Cache",
abstract = "As technology scales, interconnects have become a major performance bottleneck and a major source of power consumption for sub-micro integrated circuit (IC) chips. One promising option to mitigate the interconnect challenges is 3-D ICs, in which a stack of multiple device layers are put together on the same chip. In this paper, we explore the architectural design of cache memories using 3-D circuits. We present a delay and energy model 3-D cache delay-energy estimation tool (3D-Cacti) to explore different 3-D design options of partitioning a cache. The tool allows partitioning of a cache across different device layers at various levels of granularity. The tool has been validated by comparing its results with those obtained from circuit simulation of custom 3-D layouts. We also explore the effects of various cache partitioning parameters and 3-D technology parameters on delay and energy to demonstrate the utility of the tool.",
author = "Tsai, {Yuh Fang} and Feng Wang and Yuan Xie and Narayanan Vijaykrishnan and Irwin, {Mary Jane}",
year = "2008",
month = "4",
day = "1",
doi = "10.1109/TVLSI.2007.915429",
language = "English (US)",
volume = "16",
pages = "444--455",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

Design space exploration for 3-D Cache. / Tsai, Yuh Fang; Wang, Feng; Xie, Yuan; Vijaykrishnan, Narayanan; Irwin, Mary Jane.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16, No. 4, 4456350, 01.04.2008, p. 444-455.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design space exploration for 3-D Cache

AU - Tsai, Yuh Fang

AU - Wang, Feng

AU - Xie, Yuan

AU - Vijaykrishnan, Narayanan

AU - Irwin, Mary Jane

PY - 2008/4/1

Y1 - 2008/4/1

N2 - As technology scales, interconnects have become a major performance bottleneck and a major source of power consumption for sub-micro integrated circuit (IC) chips. One promising option to mitigate the interconnect challenges is 3-D ICs, in which a stack of multiple device layers are put together on the same chip. In this paper, we explore the architectural design of cache memories using 3-D circuits. We present a delay and energy model 3-D cache delay-energy estimation tool (3D-Cacti) to explore different 3-D design options of partitioning a cache. The tool allows partitioning of a cache across different device layers at various levels of granularity. The tool has been validated by comparing its results with those obtained from circuit simulation of custom 3-D layouts. We also explore the effects of various cache partitioning parameters and 3-D technology parameters on delay and energy to demonstrate the utility of the tool.

AB - As technology scales, interconnects have become a major performance bottleneck and a major source of power consumption for sub-micro integrated circuit (IC) chips. One promising option to mitigate the interconnect challenges is 3-D ICs, in which a stack of multiple device layers are put together on the same chip. In this paper, we explore the architectural design of cache memories using 3-D circuits. We present a delay and energy model 3-D cache delay-energy estimation tool (3D-Cacti) to explore different 3-D design options of partitioning a cache. The tool allows partitioning of a cache across different device layers at various levels of granularity. The tool has been validated by comparing its results with those obtained from circuit simulation of custom 3-D layouts. We also explore the effects of various cache partitioning parameters and 3-D technology parameters on delay and energy to demonstrate the utility of the tool.

UR - http://www.scopus.com/inward/record.url?scp=41549104701&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=41549104701&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2007.915429

DO - 10.1109/TVLSI.2007.915429

M3 - Article

AN - SCOPUS:41549104701

VL - 16

SP - 444

EP - 455

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 4

M1 - 4456350

ER -