Design tradeoffs in CMOS FIR filters

Chetana Nagendra, Mary Jane Irwin

Research output: Contribution to journalConference article

1 Citation (Scopus)

Abstract

FIR filtering is one of the basic operations in digital signal processing. To cope with the increasing demands on the speed of DSP processors for real-time and mobile applications, it is important to identify design techniques which help us build very high speed, low power filters. In this paper, we first investigate the effects of multiplier recoding which is a popular technique to increase the speed of multipliers. Next, we propose a method for reducing the activity factor, and hence the power consumption, of multipliers by using gated clocks. Lastly, we look at pipelining issues in multi hundred MHz filters. In pipelined systems a large fraction of the total power is consumed by the clock circuitry. We compare the power and speed of bit, half-bit and gate level pipelining techniques in multipliers.

Original languageEnglish (US)
Pages (from-to)3260-3263
Number of pages4
JournalICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume6
StatePublished - Jan 1 1996
EventProceedings of the 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP. Part 1 (of 6) - Atlanta, GA, USA
Duration: May 7 1996May 10 1996

Fingerprint

FIR filters
multipliers
tradeoffs
CMOS
clocks
Clocks
filters
Digital signal processing
central processing units
signal processing
Electric power utilization
high speed

All Science Journal Classification (ASJC) codes

  • Software
  • Signal Processing
  • Electrical and Electronic Engineering

Cite this

@article{cd2f349bfb6e455bac2abf05c4c584a4,
title = "Design tradeoffs in CMOS FIR filters",
abstract = "FIR filtering is one of the basic operations in digital signal processing. To cope with the increasing demands on the speed of DSP processors for real-time and mobile applications, it is important to identify design techniques which help us build very high speed, low power filters. In this paper, we first investigate the effects of multiplier recoding which is a popular technique to increase the speed of multipliers. Next, we propose a method for reducing the activity factor, and hence the power consumption, of multipliers by using gated clocks. Lastly, we look at pipelining issues in multi hundred MHz filters. In pipelined systems a large fraction of the total power is consumed by the clock circuitry. We compare the power and speed of bit, half-bit and gate level pipelining techniques in multipliers.",
author = "Chetana Nagendra and Irwin, {Mary Jane}",
year = "1996",
month = "1",
day = "1",
language = "English (US)",
volume = "6",
pages = "3260--3263",
journal = "Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing",
issn = "0736-7791",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

Design tradeoffs in CMOS FIR filters. / Nagendra, Chetana; Irwin, Mary Jane.

In: ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, Vol. 6, 01.01.1996, p. 3260-3263.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Design tradeoffs in CMOS FIR filters

AU - Nagendra, Chetana

AU - Irwin, Mary Jane

PY - 1996/1/1

Y1 - 1996/1/1

N2 - FIR filtering is one of the basic operations in digital signal processing. To cope with the increasing demands on the speed of DSP processors for real-time and mobile applications, it is important to identify design techniques which help us build very high speed, low power filters. In this paper, we first investigate the effects of multiplier recoding which is a popular technique to increase the speed of multipliers. Next, we propose a method for reducing the activity factor, and hence the power consumption, of multipliers by using gated clocks. Lastly, we look at pipelining issues in multi hundred MHz filters. In pipelined systems a large fraction of the total power is consumed by the clock circuitry. We compare the power and speed of bit, half-bit and gate level pipelining techniques in multipliers.

AB - FIR filtering is one of the basic operations in digital signal processing. To cope with the increasing demands on the speed of DSP processors for real-time and mobile applications, it is important to identify design techniques which help us build very high speed, low power filters. In this paper, we first investigate the effects of multiplier recoding which is a popular technique to increase the speed of multipliers. Next, we propose a method for reducing the activity factor, and hence the power consumption, of multipliers by using gated clocks. Lastly, we look at pipelining issues in multi hundred MHz filters. In pipelined systems a large fraction of the total power is consumed by the clock circuitry. We compare the power and speed of bit, half-bit and gate level pipelining techniques in multipliers.

UR - http://www.scopus.com/inward/record.url?scp=0029746772&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029746772&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0029746772

VL - 6

SP - 3260

EP - 3263

JO - Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing

JF - Proceedings - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing

SN - 0736-7791

ER -