Design tradeoffs in high speed multipliers and FIR filters

Chetana Nagendra, Robert Michael Owens, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper, we study the effects of modified Booth recoding, pipeline granularity and clocking on the speed, power dissipation and transistor count of different types of multipliers and FIR filters. Detailed simulations show that recoding may not always result in an improvement in delay. We propose a way of reducing the activity factor of a Booth multiplier by guarded evaluation. As systems become faster and faster, we can see the trend shifting from pipelining at the level of blocks of bits to bit-level, half-bit-level and even gate-level pipelining. We run detailed experiments to answer the question of how fine-grain can the depth of pipelining in high-throughput multipliers and filters be made before the increase in power consumption overpowers the speed gain. It is our observation that gate-level pipelining increases power dissipation without improving the speed significantly when compared to half-bit level pipelining.

Original languageEnglish (US)
Title of host publicationProceedings of the IEEE International Conference on VLSI Design
PublisherIEEE
Pages29-32
Number of pages4
StatePublished - 1996
EventProceedings of the 1996 9th International Conference on VLSI Design - Bangalore, India
Duration: Jan 3 1996Jan 6 1996

Other

OtherProceedings of the 1996 9th International Conference on VLSI Design
CityBangalore, India
Period1/3/961/6/96

Fingerprint

FIR filters
Energy dissipation
Electric power utilization
Pipelines
Throughput
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Nagendra, C., Owens, R. M., & Irwin, M. J. (1996). Design tradeoffs in high speed multipliers and FIR filters. In Proceedings of the IEEE International Conference on VLSI Design (pp. 29-32). IEEE.
Nagendra, Chetana ; Owens, Robert Michael ; Irwin, Mary Jane. / Design tradeoffs in high speed multipliers and FIR filters. Proceedings of the IEEE International Conference on VLSI Design. IEEE, 1996. pp. 29-32
@inproceedings{e4b76398b39b47f7bf5c8281d36c1811,
title = "Design tradeoffs in high speed multipliers and FIR filters",
abstract = "In this paper, we study the effects of modified Booth recoding, pipeline granularity and clocking on the speed, power dissipation and transistor count of different types of multipliers and FIR filters. Detailed simulations show that recoding may not always result in an improvement in delay. We propose a way of reducing the activity factor of a Booth multiplier by guarded evaluation. As systems become faster and faster, we can see the trend shifting from pipelining at the level of blocks of bits to bit-level, half-bit-level and even gate-level pipelining. We run detailed experiments to answer the question of how fine-grain can the depth of pipelining in high-throughput multipliers and filters be made before the increase in power consumption overpowers the speed gain. It is our observation that gate-level pipelining increases power dissipation without improving the speed significantly when compared to half-bit level pipelining.",
author = "Chetana Nagendra and Owens, {Robert Michael} and Irwin, {Mary Jane}",
year = "1996",
language = "English (US)",
pages = "29--32",
booktitle = "Proceedings of the IEEE International Conference on VLSI Design",
publisher = "IEEE",

}

Nagendra, C, Owens, RM & Irwin, MJ 1996, Design tradeoffs in high speed multipliers and FIR filters. in Proceedings of the IEEE International Conference on VLSI Design. IEEE, pp. 29-32, Proceedings of the 1996 9th International Conference on VLSI Design, Bangalore, India, 1/3/96.

Design tradeoffs in high speed multipliers and FIR filters. / Nagendra, Chetana; Owens, Robert Michael; Irwin, Mary Jane.

Proceedings of the IEEE International Conference on VLSI Design. IEEE, 1996. p. 29-32.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design tradeoffs in high speed multipliers and FIR filters

AU - Nagendra, Chetana

AU - Owens, Robert Michael

AU - Irwin, Mary Jane

PY - 1996

Y1 - 1996

N2 - In this paper, we study the effects of modified Booth recoding, pipeline granularity and clocking on the speed, power dissipation and transistor count of different types of multipliers and FIR filters. Detailed simulations show that recoding may not always result in an improvement in delay. We propose a way of reducing the activity factor of a Booth multiplier by guarded evaluation. As systems become faster and faster, we can see the trend shifting from pipelining at the level of blocks of bits to bit-level, half-bit-level and even gate-level pipelining. We run detailed experiments to answer the question of how fine-grain can the depth of pipelining in high-throughput multipliers and filters be made before the increase in power consumption overpowers the speed gain. It is our observation that gate-level pipelining increases power dissipation without improving the speed significantly when compared to half-bit level pipelining.

AB - In this paper, we study the effects of modified Booth recoding, pipeline granularity and clocking on the speed, power dissipation and transistor count of different types of multipliers and FIR filters. Detailed simulations show that recoding may not always result in an improvement in delay. We propose a way of reducing the activity factor of a Booth multiplier by guarded evaluation. As systems become faster and faster, we can see the trend shifting from pipelining at the level of blocks of bits to bit-level, half-bit-level and even gate-level pipelining. We run detailed experiments to answer the question of how fine-grain can the depth of pipelining in high-throughput multipliers and filters be made before the increase in power consumption overpowers the speed gain. It is our observation that gate-level pipelining increases power dissipation without improving the speed significantly when compared to half-bit level pipelining.

UR - http://www.scopus.com/inward/record.url?scp=0029712831&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029712831&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0029712831

SP - 29

EP - 32

BT - Proceedings of the IEEE International Conference on VLSI Design

PB - IEEE

ER -

Nagendra C, Owens RM, Irwin MJ. Design tradeoffs in high speed multipliers and FIR filters. In Proceedings of the IEEE International Conference on VLSI Design. IEEE. 1996. p. 29-32