Design tradeoffs using truncated multipliers in FIR filter implementations

Eugene George Walters, III, Michael J. Schulte

Research output: Contribution to journalConference article

5 Citations (Scopus)

Abstract

This paper presents a general FIR filter architecture utilizing truncated tree multipliers for computation. The average error, maximum error, and variance of error due to truncation are derived for the proposed architecture. A novel technique that reduces the average error of the filter is presented, along with equations for computing the signal-to-noise ratio of the truncation error. A software tool written in Java is described that automatically generates structural VHDL models for specific filters based on this architecture, given parameters such as the number of taps, operand lengths, number of multipliers, and number of truncated columns. We show that a 22.5% reduction in area can be achieved for a 24-tap filter with 16-bit operands, 4 parallel multipliers, and 12 truncated columns. For this implementation, the average reduction error is only 9.18 × 10 -5 ulps, and the reduction error SNR is only 2.4dB less than the roundoff SNR of an equivalent filter without truncation.

Original languageEnglish (US)
Pages (from-to)357-368
Number of pages12
JournalProceedings of SPIE - The International Society for Optical Engineering
Volume4791
DOIs
StatePublished - Dec 1 2002
EventAdvanced Signal Processing Algorithms, Architectures, and Implementations XII - Seattle, WA, United States
Duration: Jul 9 2002Jul 11 2002

Fingerprint

FIR Filter
FIR filters
multipliers
tradeoffs
Multiplier
Trade-offs
Filter
Error Reduction
Truncation
filters
taps
Truncation Error
Structural Model
Software Tools
Java
hardware description languages
truncation errors
software development tools
Computer hardware description languages
approximation

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

@article{9ead8449f8ee41d3aa95a10374fb1f75,
title = "Design tradeoffs using truncated multipliers in FIR filter implementations",
abstract = "This paper presents a general FIR filter architecture utilizing truncated tree multipliers for computation. The average error, maximum error, and variance of error due to truncation are derived for the proposed architecture. A novel technique that reduces the average error of the filter is presented, along with equations for computing the signal-to-noise ratio of the truncation error. A software tool written in Java is described that automatically generates structural VHDL models for specific filters based on this architecture, given parameters such as the number of taps, operand lengths, number of multipliers, and number of truncated columns. We show that a 22.5{\%} reduction in area can be achieved for a 24-tap filter with 16-bit operands, 4 parallel multipliers, and 12 truncated columns. For this implementation, the average reduction error is only 9.18 × 10 -5 ulps, and the reduction error SNR is only 2.4dB less than the roundoff SNR of an equivalent filter without truncation.",
author = "{Walters, III}, {Eugene George} and Schulte, {Michael J.}",
year = "2002",
month = "12",
day = "1",
doi = "10.1117/12.452011",
language = "English (US)",
volume = "4791",
pages = "357--368",
journal = "Proceedings of SPIE - The International Society for Optical Engineering",
issn = "0277-786X",
publisher = "SPIE",

}

Design tradeoffs using truncated multipliers in FIR filter implementations. / Walters, III, Eugene George; Schulte, Michael J.

In: Proceedings of SPIE - The International Society for Optical Engineering, Vol. 4791, 01.12.2002, p. 357-368.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Design tradeoffs using truncated multipliers in FIR filter implementations

AU - Walters, III, Eugene George

AU - Schulte, Michael J.

PY - 2002/12/1

Y1 - 2002/12/1

N2 - This paper presents a general FIR filter architecture utilizing truncated tree multipliers for computation. The average error, maximum error, and variance of error due to truncation are derived for the proposed architecture. A novel technique that reduces the average error of the filter is presented, along with equations for computing the signal-to-noise ratio of the truncation error. A software tool written in Java is described that automatically generates structural VHDL models for specific filters based on this architecture, given parameters such as the number of taps, operand lengths, number of multipliers, and number of truncated columns. We show that a 22.5% reduction in area can be achieved for a 24-tap filter with 16-bit operands, 4 parallel multipliers, and 12 truncated columns. For this implementation, the average reduction error is only 9.18 × 10 -5 ulps, and the reduction error SNR is only 2.4dB less than the roundoff SNR of an equivalent filter without truncation.

AB - This paper presents a general FIR filter architecture utilizing truncated tree multipliers for computation. The average error, maximum error, and variance of error due to truncation are derived for the proposed architecture. A novel technique that reduces the average error of the filter is presented, along with equations for computing the signal-to-noise ratio of the truncation error. A software tool written in Java is described that automatically generates structural VHDL models for specific filters based on this architecture, given parameters such as the number of taps, operand lengths, number of multipliers, and number of truncated columns. We show that a 22.5% reduction in area can be achieved for a 24-tap filter with 16-bit operands, 4 parallel multipliers, and 12 truncated columns. For this implementation, the average reduction error is only 9.18 × 10 -5 ulps, and the reduction error SNR is only 2.4dB less than the roundoff SNR of an equivalent filter without truncation.

UR - http://www.scopus.com/inward/record.url?scp=0036989766&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036989766&partnerID=8YFLogxK

U2 - 10.1117/12.452011

DO - 10.1117/12.452011

M3 - Conference article

AN - SCOPUS:0036989766

VL - 4791

SP - 357

EP - 368

JO - Proceedings of SPIE - The International Society for Optical Engineering

JF - Proceedings of SPIE - The International Society for Optical Engineering

SN - 0277-786X

ER -