Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy

Jun Hyuk Park, Soobum Kwon, Kyusun Choi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Differential nonlinearity (DNL) and integral nonlinearity (INL) are two main performance parameters for an analog-to-digital converter (ADC), which determine an ADC's static accuracy. Theoretically, an ideal ADC can be designed, which has zero nonlinearities. However, it is practically impossible due to manufacturing process variations. Although there were an ideal ADC, its real performance would not be ideal due to operating temperature and supply voltage variations when the ADC is deployed in non-ideal environments. With these variations, we present a new designing algorithm that will result in minimal nonlinearity of a flash ADC utilizing the Threshold Inverter Quantization (TIQ) voltage comparator circuits. The new proposed algorithm reduces worst-case nonlinearity of an 8-bit TIQ flash ADC by 77 percent in comparison to previous algorithms over manufacturing process variations. This new designing algorithm was implemented considering the discrete size (count of fins) and was programmed in a TIQ comparator section software package.

Original languageEnglish (US)
Title of host publicationProceedings - 31st IEEE International System on Chip Conference, SOCC 2018
EditorsMircea Stan, Massimo Alioto, Ramalingam Sridhar, Helen Li, Karan Bhatia
PublisherIEEE Computer Society
Pages233-237
Number of pages5
ISBN (Electronic)9781538614907
DOIs
StatePublished - Jan 17 2019
Event31st IEEE International System on Chip Conference, SOCC 2018 - Arlington, United States
Duration: Sep 4 2018Sep 7 2018

Publication series

NameInternational System on Chip Conference
Volume2018-September
ISSN (Print)2164-1676
ISSN (Electronic)2164-1706

Conference

Conference31st IEEE International System on Chip Conference, SOCC 2018
CountryUnited States
CityArlington
Period9/4/189/7/18

Fingerprint

Digital to analog conversion
Comparator circuits
Software packages
Electric potential

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Park, J. H., Kwon, S., & Choi, K. (2019). Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy. In M. Stan, M. Alioto, R. Sridhar, H. Li, & K. Bhatia (Eds.), Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018 (pp. 233-237). [8618498] (International System on Chip Conference; Vol. 2018-September). IEEE Computer Society. https://doi.org/10.1109/SOCC.2018.8618498
Park, Jun Hyuk ; Kwon, Soobum ; Choi, Kyusun. / Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy. Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018. editor / Mircea Stan ; Massimo Alioto ; Ramalingam Sridhar ; Helen Li ; Karan Bhatia. IEEE Computer Society, 2019. pp. 233-237 (International System on Chip Conference).
@inproceedings{621b2b8c5e0f4108b485be3c8d5cd07e,
title = "Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy",
abstract = "Differential nonlinearity (DNL) and integral nonlinearity (INL) are two main performance parameters for an analog-to-digital converter (ADC), which determine an ADC's static accuracy. Theoretically, an ideal ADC can be designed, which has zero nonlinearities. However, it is practically impossible due to manufacturing process variations. Although there were an ideal ADC, its real performance would not be ideal due to operating temperature and supply voltage variations when the ADC is deployed in non-ideal environments. With these variations, we present a new designing algorithm that will result in minimal nonlinearity of a flash ADC utilizing the Threshold Inverter Quantization (TIQ) voltage comparator circuits. The new proposed algorithm reduces worst-case nonlinearity of an 8-bit TIQ flash ADC by 77 percent in comparison to previous algorithms over manufacturing process variations. This new designing algorithm was implemented considering the discrete size (count of fins) and was programmed in a TIQ comparator section software package.",
author = "Park, {Jun Hyuk} and Soobum Kwon and Kyusun Choi",
year = "2019",
month = "1",
day = "17",
doi = "10.1109/SOCC.2018.8618498",
language = "English (US)",
series = "International System on Chip Conference",
publisher = "IEEE Computer Society",
pages = "233--237",
editor = "Mircea Stan and Massimo Alioto and Ramalingam Sridhar and Helen Li and Karan Bhatia",
booktitle = "Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018",
address = "United States",

}

Park, JH, Kwon, S & Choi, K 2019, Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy. in M Stan, M Alioto, R Sridhar, H Li & K Bhatia (eds), Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018., 8618498, International System on Chip Conference, vol. 2018-September, IEEE Computer Society, pp. 233-237, 31st IEEE International System on Chip Conference, SOCC 2018, Arlington, United States, 9/4/18. https://doi.org/10.1109/SOCC.2018.8618498

Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy. / Park, Jun Hyuk; Kwon, Soobum; Choi, Kyusun.

Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018. ed. / Mircea Stan; Massimo Alioto; Ramalingam Sridhar; Helen Li; Karan Bhatia. IEEE Computer Society, 2019. p. 233-237 8618498 (International System on Chip Conference; Vol. 2018-September).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy

AU - Park, Jun Hyuk

AU - Kwon, Soobum

AU - Choi, Kyusun

PY - 2019/1/17

Y1 - 2019/1/17

N2 - Differential nonlinearity (DNL) and integral nonlinearity (INL) are two main performance parameters for an analog-to-digital converter (ADC), which determine an ADC's static accuracy. Theoretically, an ideal ADC can be designed, which has zero nonlinearities. However, it is practically impossible due to manufacturing process variations. Although there were an ideal ADC, its real performance would not be ideal due to operating temperature and supply voltage variations when the ADC is deployed in non-ideal environments. With these variations, we present a new designing algorithm that will result in minimal nonlinearity of a flash ADC utilizing the Threshold Inverter Quantization (TIQ) voltage comparator circuits. The new proposed algorithm reduces worst-case nonlinearity of an 8-bit TIQ flash ADC by 77 percent in comparison to previous algorithms over manufacturing process variations. This new designing algorithm was implemented considering the discrete size (count of fins) and was programmed in a TIQ comparator section software package.

AB - Differential nonlinearity (DNL) and integral nonlinearity (INL) are two main performance parameters for an analog-to-digital converter (ADC), which determine an ADC's static accuracy. Theoretically, an ideal ADC can be designed, which has zero nonlinearities. However, it is practically impossible due to manufacturing process variations. Although there were an ideal ADC, its real performance would not be ideal due to operating temperature and supply voltage variations when the ADC is deployed in non-ideal environments. With these variations, we present a new designing algorithm that will result in minimal nonlinearity of a flash ADC utilizing the Threshold Inverter Quantization (TIQ) voltage comparator circuits. The new proposed algorithm reduces worst-case nonlinearity of an 8-bit TIQ flash ADC by 77 percent in comparison to previous algorithms over manufacturing process variations. This new designing algorithm was implemented considering the discrete size (count of fins) and was programmed in a TIQ comparator section software package.

UR - http://www.scopus.com/inward/record.url?scp=85062241489&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85062241489&partnerID=8YFLogxK

U2 - 10.1109/SOCC.2018.8618498

DO - 10.1109/SOCC.2018.8618498

M3 - Conference contribution

AN - SCOPUS:85062241489

T3 - International System on Chip Conference

SP - 233

EP - 237

BT - Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018

A2 - Stan, Mircea

A2 - Alioto, Massimo

A2 - Sridhar, Ramalingam

A2 - Li, Helen

A2 - Bhatia, Karan

PB - IEEE Computer Society

ER -

Park JH, Kwon S, Choi K. Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy. In Stan M, Alioto M, Sridhar R, Li H, Bhatia K, editors, Proceedings - 31st IEEE International System on Chip Conference, SOCC 2018. IEEE Computer Society. 2019. p. 233-237. 8618498. (International System on Chip Conference). https://doi.org/10.1109/SOCC.2018.8618498