Designing energy-efficient NoC for real-time embedded systems through slack optimization

Jia Zhan, Nikolay Stoimenov, Jin Ouyang, Lothar Thieley, Vijaykrishnan Narayanan, Yuan Xie

Research output: Chapter in Book/Report/Conference proceedingConference contribution

24 Citations (Scopus)

Abstract

Hard real-time embedded systems impose a strict latency requirement on interconnection subsystems. In the case of network- on-chip (NoC), this means each packet of a traffic stream has to be delivered within a time interval. In addition, with the increasing complexity of NoC, it consumes a significant portion of total chip power, which boosts the power footprint of such chips. In this work, we propose a methodology to mini- mize the energy consumption of NoC without violating the pre- specified latency deadlines of real-time applications. First, we develop a formal approach based on network calculus to obtain the worst-case delay bound of all packets, from which we derive a safe estimate of the number of cycles that a packet can be further delayed in the network without violating its deadline| the worst-case slack. With this information, we then develop an optimization algorithm that trades the slacks for lower NoC energy. Our algorithm recognizes the distribution of slacks for different traffic streams, and assigns different voltages and frequencies to different routers to achieve NoC energy-effciency, while meeting the deadlines for all packets.

Original languageEnglish (US)
Title of host publicationProceedings of the 50th Annual Design Automation Conference, DAC 2013
DOIs
StatePublished - Jul 12 2013
Event50th Annual Design Automation Conference, DAC 2013 - Austin, TX, United States
Duration: May 29 2013Jun 7 2013

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Other

Other50th Annual Design Automation Conference, DAC 2013
CountryUnited States
CityAustin, TX
Period5/29/136/7/13

Fingerprint

Real time systems
Energy Efficient
Embedded systems
Embedded Systems
Real-time
Deadline
Optimization
Latency
Chip
Network Calculus
Traffic
Router
Energy
Routers
Interconnection
Energy Consumption
Assign
Optimization Algorithm
Subsystem
Energy utilization

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Zhan, J., Stoimenov, N., Ouyang, J., Thieley, L., Narayanan, V., & Xie, Y. (2013). Designing energy-efficient NoC for real-time embedded systems through slack optimization. In Proceedings of the 50th Annual Design Automation Conference, DAC 2013 [37] (Proceedings - Design Automation Conference). https://doi.org/10.1145/2463209.2488780
Zhan, Jia ; Stoimenov, Nikolay ; Ouyang, Jin ; Thieley, Lothar ; Narayanan, Vijaykrishnan ; Xie, Yuan. / Designing energy-efficient NoC for real-time embedded systems through slack optimization. Proceedings of the 50th Annual Design Automation Conference, DAC 2013. 2013. (Proceedings - Design Automation Conference).
@inproceedings{0f5c976fe31c4ed6a36a284f925888fa,
title = "Designing energy-efficient NoC for real-time embedded systems through slack optimization",
abstract = "Hard real-time embedded systems impose a strict latency requirement on interconnection subsystems. In the case of network- on-chip (NoC), this means each packet of a traffic stream has to be delivered within a time interval. In addition, with the increasing complexity of NoC, it consumes a significant portion of total chip power, which boosts the power footprint of such chips. In this work, we propose a methodology to mini- mize the energy consumption of NoC without violating the pre- specified latency deadlines of real-time applications. First, we develop a formal approach based on network calculus to obtain the worst-case delay bound of all packets, from which we derive a safe estimate of the number of cycles that a packet can be further delayed in the network without violating its deadline| the worst-case slack. With this information, we then develop an optimization algorithm that trades the slacks for lower NoC energy. Our algorithm recognizes the distribution of slacks for different traffic streams, and assigns different voltages and frequencies to different routers to achieve NoC energy-effciency, while meeting the deadlines for all packets.",
author = "Jia Zhan and Nikolay Stoimenov and Jin Ouyang and Lothar Thieley and Vijaykrishnan Narayanan and Yuan Xie",
year = "2013",
month = "7",
day = "12",
doi = "10.1145/2463209.2488780",
language = "English (US)",
isbn = "9781450320719",
series = "Proceedings - Design Automation Conference",
booktitle = "Proceedings of the 50th Annual Design Automation Conference, DAC 2013",

}

Zhan, J, Stoimenov, N, Ouyang, J, Thieley, L, Narayanan, V & Xie, Y 2013, Designing energy-efficient NoC for real-time embedded systems through slack optimization. in Proceedings of the 50th Annual Design Automation Conference, DAC 2013., 37, Proceedings - Design Automation Conference, 50th Annual Design Automation Conference, DAC 2013, Austin, TX, United States, 5/29/13. https://doi.org/10.1145/2463209.2488780

Designing energy-efficient NoC for real-time embedded systems through slack optimization. / Zhan, Jia; Stoimenov, Nikolay; Ouyang, Jin; Thieley, Lothar; Narayanan, Vijaykrishnan; Xie, Yuan.

Proceedings of the 50th Annual Design Automation Conference, DAC 2013. 2013. 37 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Designing energy-efficient NoC for real-time embedded systems through slack optimization

AU - Zhan, Jia

AU - Stoimenov, Nikolay

AU - Ouyang, Jin

AU - Thieley, Lothar

AU - Narayanan, Vijaykrishnan

AU - Xie, Yuan

PY - 2013/7/12

Y1 - 2013/7/12

N2 - Hard real-time embedded systems impose a strict latency requirement on interconnection subsystems. In the case of network- on-chip (NoC), this means each packet of a traffic stream has to be delivered within a time interval. In addition, with the increasing complexity of NoC, it consumes a significant portion of total chip power, which boosts the power footprint of such chips. In this work, we propose a methodology to mini- mize the energy consumption of NoC without violating the pre- specified latency deadlines of real-time applications. First, we develop a formal approach based on network calculus to obtain the worst-case delay bound of all packets, from which we derive a safe estimate of the number of cycles that a packet can be further delayed in the network without violating its deadline| the worst-case slack. With this information, we then develop an optimization algorithm that trades the slacks for lower NoC energy. Our algorithm recognizes the distribution of slacks for different traffic streams, and assigns different voltages and frequencies to different routers to achieve NoC energy-effciency, while meeting the deadlines for all packets.

AB - Hard real-time embedded systems impose a strict latency requirement on interconnection subsystems. In the case of network- on-chip (NoC), this means each packet of a traffic stream has to be delivered within a time interval. In addition, with the increasing complexity of NoC, it consumes a significant portion of total chip power, which boosts the power footprint of such chips. In this work, we propose a methodology to mini- mize the energy consumption of NoC without violating the pre- specified latency deadlines of real-time applications. First, we develop a formal approach based on network calculus to obtain the worst-case delay bound of all packets, from which we derive a safe estimate of the number of cycles that a packet can be further delayed in the network without violating its deadline| the worst-case slack. With this information, we then develop an optimization algorithm that trades the slacks for lower NoC energy. Our algorithm recognizes the distribution of slacks for different traffic streams, and assigns different voltages and frequencies to different routers to achieve NoC energy-effciency, while meeting the deadlines for all packets.

UR - http://www.scopus.com/inward/record.url?scp=84879847596&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84879847596&partnerID=8YFLogxK

U2 - 10.1145/2463209.2488780

DO - 10.1145/2463209.2488780

M3 - Conference contribution

AN - SCOPUS:84879847596

SN - 9781450320719

T3 - Proceedings - Design Automation Conference

BT - Proceedings of the 50th Annual Design Automation Conference, DAC 2013

ER -

Zhan J, Stoimenov N, Ouyang J, Thieley L, Narayanan V, Xie Y. Designing energy-efficient NoC for real-time embedded systems through slack optimization. In Proceedings of the 50th Annual Design Automation Conference, DAC 2013. 2013. 37. (Proceedings - Design Automation Conference). https://doi.org/10.1145/2463209.2488780