Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic

Shreya Gupta, Mark Steiner, Ahmedullah Aziz, Vijaykrishnan Narayanan, Suman Datta, Sumeet Kumar Gupta

Research output: Contribution to journalArticle

20 Citations (Scopus)

Abstract

Ferroelectric FETs (FEFETs) are emerging devices with an immense potential to replace conventional MOSFETs by virtue of their steep switching characteristics. The ferroelectric (FE)material in the gate stack of the FEFET exhibits negative capacitance resulting in voltage step-up action which entails sub-60mV/decade subthreshold swing at room temperature. The thickness of the FE layer (T FE ) is an important design parameter, governing the device-circuit operation. This paper extensivelyanalyzes the impact of T FE on the device-circuit characteristics in conjunction with the interactions between FE and gate/drain capacitances. While it is well known that increasing T FE yields higher gain albeit with the possibilities of introducing hysteresis, our analysis points to other unconventional effects emerging in circuits as T FE is increased. Depending on the attributes of the underlying transistor, increasing T FE beyond a certain value may lead to loss in saturation and/or negative differential resistance in the output characteristics. While the former effect results in the loss in gain of a logic gate, the lattermay yield hysteretic voltage transfer characteristics. We also discuss the effect of T FE on the circuit energy-delay. Our analysis shows that for high T FE , the delay of the circuit may increase with an increase in supply voltage. However, for voltages <0.25 V, FEFINFETs show an immense promise yielding 25% lower energy at iso-delay.

Original languageEnglish (US)
Article number7970179
Pages (from-to)3092-3100
Number of pages9
JournalIEEE Transactions on Electron Devices
Volume64
Issue number8
DOIs
StatePublished - Aug 1 2017

Fingerprint

Electric network analysis
Ferroelectric materials
Networks (circuits)
Electric potential
Capacitance
Logic gates
Field effect transistors
Hysteresis
Transistors

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Gupta, Shreya ; Steiner, Mark ; Aziz, Ahmedullah ; Narayanan, Vijaykrishnan ; Datta, Suman ; Gupta, Sumeet Kumar. / Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic. In: IEEE Transactions on Electron Devices. 2017 ; Vol. 64, No. 8. pp. 3092-3100.
@article{ba8b1e1f44314218b78afe072fe26006,
title = "Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic",
abstract = "Ferroelectric FETs (FEFETs) are emerging devices with an immense potential to replace conventional MOSFETs by virtue of their steep switching characteristics. The ferroelectric (FE)material in the gate stack of the FEFET exhibits negative capacitance resulting in voltage step-up action which entails sub-60mV/decade subthreshold swing at room temperature. The thickness of the FE layer (T FE ) is an important design parameter, governing the device-circuit operation. This paper extensivelyanalyzes the impact of T FE on the device-circuit characteristics in conjunction with the interactions between FE and gate/drain capacitances. While it is well known that increasing T FE yields higher gain albeit with the possibilities of introducing hysteresis, our analysis points to other unconventional effects emerging in circuits as T FE is increased. Depending on the attributes of the underlying transistor, increasing T FE beyond a certain value may lead to loss in saturation and/or negative differential resistance in the output characteristics. While the former effect results in the loss in gain of a logic gate, the lattermay yield hysteretic voltage transfer characteristics. We also discuss the effect of T FE on the circuit energy-delay. Our analysis shows that for high T FE , the delay of the circuit may increase with an increase in supply voltage. However, for voltages <0.25 V, FEFINFETs show an immense promise yielding 25{\%} lower energy at iso-delay.",
author = "Shreya Gupta and Mark Steiner and Ahmedullah Aziz and Vijaykrishnan Narayanan and Suman Datta and Gupta, {Sumeet Kumar}",
year = "2017",
month = "8",
day = "1",
doi = "10.1109/TED.2017.2717929",
language = "English (US)",
volume = "64",
pages = "3092--3100",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

Gupta, S, Steiner, M, Aziz, A, Narayanan, V, Datta, S & Gupta, SK 2017, 'Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic', IEEE Transactions on Electron Devices, vol. 64, no. 8, 7970179, pp. 3092-3100. https://doi.org/10.1109/TED.2017.2717929

Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic. / Gupta, Shreya; Steiner, Mark; Aziz, Ahmedullah; Narayanan, Vijaykrishnan; Datta, Suman; Gupta, Sumeet Kumar.

In: IEEE Transactions on Electron Devices, Vol. 64, No. 8, 7970179, 01.08.2017, p. 3092-3100.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic

AU - Gupta, Shreya

AU - Steiner, Mark

AU - Aziz, Ahmedullah

AU - Narayanan, Vijaykrishnan

AU - Datta, Suman

AU - Gupta, Sumeet Kumar

PY - 2017/8/1

Y1 - 2017/8/1

N2 - Ferroelectric FETs (FEFETs) are emerging devices with an immense potential to replace conventional MOSFETs by virtue of their steep switching characteristics. The ferroelectric (FE)material in the gate stack of the FEFET exhibits negative capacitance resulting in voltage step-up action which entails sub-60mV/decade subthreshold swing at room temperature. The thickness of the FE layer (T FE ) is an important design parameter, governing the device-circuit operation. This paper extensivelyanalyzes the impact of T FE on the device-circuit characteristics in conjunction with the interactions between FE and gate/drain capacitances. While it is well known that increasing T FE yields higher gain albeit with the possibilities of introducing hysteresis, our analysis points to other unconventional effects emerging in circuits as T FE is increased. Depending on the attributes of the underlying transistor, increasing T FE beyond a certain value may lead to loss in saturation and/or negative differential resistance in the output characteristics. While the former effect results in the loss in gain of a logic gate, the lattermay yield hysteretic voltage transfer characteristics. We also discuss the effect of T FE on the circuit energy-delay. Our analysis shows that for high T FE , the delay of the circuit may increase with an increase in supply voltage. However, for voltages <0.25 V, FEFINFETs show an immense promise yielding 25% lower energy at iso-delay.

AB - Ferroelectric FETs (FEFETs) are emerging devices with an immense potential to replace conventional MOSFETs by virtue of their steep switching characteristics. The ferroelectric (FE)material in the gate stack of the FEFET exhibits negative capacitance resulting in voltage step-up action which entails sub-60mV/decade subthreshold swing at room temperature. The thickness of the FE layer (T FE ) is an important design parameter, governing the device-circuit operation. This paper extensivelyanalyzes the impact of T FE on the device-circuit characteristics in conjunction with the interactions between FE and gate/drain capacitances. While it is well known that increasing T FE yields higher gain albeit with the possibilities of introducing hysteresis, our analysis points to other unconventional effects emerging in circuits as T FE is increased. Depending on the attributes of the underlying transistor, increasing T FE beyond a certain value may lead to loss in saturation and/or negative differential resistance in the output characteristics. While the former effect results in the loss in gain of a logic gate, the lattermay yield hysteretic voltage transfer characteristics. We also discuss the effect of T FE on the circuit energy-delay. Our analysis shows that for high T FE , the delay of the circuit may increase with an increase in supply voltage. However, for voltages <0.25 V, FEFINFETs show an immense promise yielding 25% lower energy at iso-delay.

UR - http://www.scopus.com/inward/record.url?scp=85022179469&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85022179469&partnerID=8YFLogxK

U2 - 10.1109/TED.2017.2717929

DO - 10.1109/TED.2017.2717929

M3 - Article

AN - SCOPUS:85022179469

VL - 64

SP - 3092

EP - 3100

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 8

M1 - 7970179

ER -