Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial

Mary Jane Irwin, Robert Michael Owens

Research output: Contribution to specialist publicationArticle

35 Citations (Scopus)

Abstract

Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.

Original languageEnglish (US)
Pages61-73
Number of pages13
Volume20
No4
Specialist publicationComputer
DOIs
StatePublished - Apr 1987

Fingerprint

Data communication systems
Communication

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Irwin, Mary Jane ; Owens, Robert Michael. / Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System : A Tutorial. In: Computer. 1987 ; Vol. 20, No. 4. pp. 61-73.
@misc{ecc5f8e2f59b4916a1515ea32c6513c0,
title = "Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System: A Tutorial",
abstract = "Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.",
author = "Irwin, {Mary Jane} and Owens, {Robert Michael}",
year = "1987",
month = "4",
doi = "10.1109/MC.1987.1663537",
language = "English (US)",
volume = "20",
pages = "61--73",
journal = "Computer",
issn = "0018-9162",
publisher = "IEEE Computer Society",

}

Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System : A Tutorial. / Irwin, Mary Jane; Owens, Robert Michael.

In: Computer, Vol. 20, No. 4, 04.1987, p. 61-73.

Research output: Contribution to specialist publicationArticle

TY - GEN

T1 - Digit-Pipelined Arithmetic as Illustrated By the Paste-Up System

T2 - A Tutorial

AU - Irwin, Mary Jane

AU - Owens, Robert Michael

PY - 1987/4

Y1 - 1987/4

N2 - Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.

AB - Building digital signal ata transmission in bit- or digit-issues are the dominant ones and inwhich serial fashion results in efficient digit pipelining can be used to maintain processors with digit-D communication both within and high data-transmission rates. 1'2 VLSI between VLSI chips.

UR - http://www.scopus.com/inward/record.url?scp=0023330461&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023330461&partnerID=8YFLogxK

U2 - 10.1109/MC.1987.1663537

DO - 10.1109/MC.1987.1663537

M3 - Article

AN - SCOPUS:0023330461

VL - 20

SP - 61

EP - 73

JO - Computer

JF - Computer

SN - 0018-9162

ER -