Domain Wall Memory based Digital Signal processors for area and energy-efficiency

Jinil Chung, Kenneth Ramclam, Jongsun Park, Swaroop Ghosh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In many Digital Signal Processing (DSP) applications such as Viterbi decoder and Fast Fourier Transform (FFT), Static Random Access Memory (SRAM) based embedded memory consumes significant portion of area and power. These DSP units are dominated by sequential memory access where SRAM-based memory is inefficient in terms of area and power. We propose spintronic Domain Wall Memory (DWM) based embedded memories for DSP building blocks e.g., survivor-path memories in Viterbi decoder and First-In-First-Out (FIFO) register files in FFT processor that exploit the unique serial access mechanism, non-volatility and small footprint of the memory for area and power saving. Simulations using 65nm technology show that the DWM based Viterbi decoder achieves 66.4 % area and 59.6 % power savings over the conventional SRAM-based implementation. For 8K point FFT processor, the DWM based design shows 60.6 % area and 60.3 % power savings.

Original languageEnglish (US)
Title of host publication2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450335201
DOIs
StatePublished - Jul 24 2015
Event52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015 - San Francisco, United States
Duration: Jun 7 2015Jun 11 2015

Publication series

NameProceedings - Design Automation Conference
Volume2015-July
ISSN (Print)0738-100X

Other

Other52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015
CountryUnited States
CitySan Francisco
Period6/7/156/11/15

Fingerprint

Digital Signal Processor
Domain walls
Domain Wall
Digital signal processors
Energy Efficiency
Energy efficiency
Data storage equipment
Power Saving
Random Access
Fast Fourier transform
Digital signal processing
Fast Fourier transforms
Signal Processing
Spintronics
Magnetoelectronics
Building Blocks

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Chung, J., Ramclam, K., Park, J., & Ghosh, S. (2015). Domain Wall Memory based Digital Signal processors for area and energy-efficiency. In 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015 [7167248] (Proceedings - Design Automation Conference; Vol. 2015-July). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/2744769.2744825
Chung, Jinil ; Ramclam, Kenneth ; Park, Jongsun ; Ghosh, Swaroop. / Domain Wall Memory based Digital Signal processors for area and energy-efficiency. 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015. Institute of Electrical and Electronics Engineers Inc., 2015. (Proceedings - Design Automation Conference).
@inproceedings{663ebd4baa0d40bb91c5c5edeb7331ed,
title = "Domain Wall Memory based Digital Signal processors for area and energy-efficiency",
abstract = "In many Digital Signal Processing (DSP) applications such as Viterbi decoder and Fast Fourier Transform (FFT), Static Random Access Memory (SRAM) based embedded memory consumes significant portion of area and power. These DSP units are dominated by sequential memory access where SRAM-based memory is inefficient in terms of area and power. We propose spintronic Domain Wall Memory (DWM) based embedded memories for DSP building blocks e.g., survivor-path memories in Viterbi decoder and First-In-First-Out (FIFO) register files in FFT processor that exploit the unique serial access mechanism, non-volatility and small footprint of the memory for area and power saving. Simulations using 65nm technology show that the DWM based Viterbi decoder achieves 66.4 {\%} area and 59.6 {\%} power savings over the conventional SRAM-based implementation. For 8K point FFT processor, the DWM based design shows 60.6 {\%} area and 60.3 {\%} power savings.",
author = "Jinil Chung and Kenneth Ramclam and Jongsun Park and Swaroop Ghosh",
year = "2015",
month = "7",
day = "24",
doi = "10.1145/2744769.2744825",
language = "English (US)",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015",
address = "United States",

}

Chung, J, Ramclam, K, Park, J & Ghosh, S 2015, Domain Wall Memory based Digital Signal processors for area and energy-efficiency. in 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015., 7167248, Proceedings - Design Automation Conference, vol. 2015-July, Institute of Electrical and Electronics Engineers Inc., 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015, San Francisco, United States, 6/7/15. https://doi.org/10.1145/2744769.2744825

Domain Wall Memory based Digital Signal processors for area and energy-efficiency. / Chung, Jinil; Ramclam, Kenneth; Park, Jongsun; Ghosh, Swaroop.

2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015. Institute of Electrical and Electronics Engineers Inc., 2015. 7167248 (Proceedings - Design Automation Conference; Vol. 2015-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Domain Wall Memory based Digital Signal processors for area and energy-efficiency

AU - Chung, Jinil

AU - Ramclam, Kenneth

AU - Park, Jongsun

AU - Ghosh, Swaroop

PY - 2015/7/24

Y1 - 2015/7/24

N2 - In many Digital Signal Processing (DSP) applications such as Viterbi decoder and Fast Fourier Transform (FFT), Static Random Access Memory (SRAM) based embedded memory consumes significant portion of area and power. These DSP units are dominated by sequential memory access where SRAM-based memory is inefficient in terms of area and power. We propose spintronic Domain Wall Memory (DWM) based embedded memories for DSP building blocks e.g., survivor-path memories in Viterbi decoder and First-In-First-Out (FIFO) register files in FFT processor that exploit the unique serial access mechanism, non-volatility and small footprint of the memory for area and power saving. Simulations using 65nm technology show that the DWM based Viterbi decoder achieves 66.4 % area and 59.6 % power savings over the conventional SRAM-based implementation. For 8K point FFT processor, the DWM based design shows 60.6 % area and 60.3 % power savings.

AB - In many Digital Signal Processing (DSP) applications such as Viterbi decoder and Fast Fourier Transform (FFT), Static Random Access Memory (SRAM) based embedded memory consumes significant portion of area and power. These DSP units are dominated by sequential memory access where SRAM-based memory is inefficient in terms of area and power. We propose spintronic Domain Wall Memory (DWM) based embedded memories for DSP building blocks e.g., survivor-path memories in Viterbi decoder and First-In-First-Out (FIFO) register files in FFT processor that exploit the unique serial access mechanism, non-volatility and small footprint of the memory for area and power saving. Simulations using 65nm technology show that the DWM based Viterbi decoder achieves 66.4 % area and 59.6 % power savings over the conventional SRAM-based implementation. For 8K point FFT processor, the DWM based design shows 60.6 % area and 60.3 % power savings.

UR - http://www.scopus.com/inward/record.url?scp=84944104261&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84944104261&partnerID=8YFLogxK

U2 - 10.1145/2744769.2744825

DO - 10.1145/2744769.2744825

M3 - Conference contribution

AN - SCOPUS:84944104261

T3 - Proceedings - Design Automation Conference

BT - 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Chung J, Ramclam K, Park J, Ghosh S. Domain Wall Memory based Digital Signal processors for area and energy-efficiency. In 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC 2015. Institute of Electrical and Electronics Engineers Inc. 2015. 7167248. (Proceedings - Design Automation Conference). https://doi.org/10.1145/2744769.2744825