Domain Wall Memory-Layout, Circuit and Synergistic Systems

Seyedhamidreza Motaman, Anirudh Srikant Iyengar, Swaroop Ghosh

Research output: Contribution to journalArticle

15 Citations (Scopus)

Abstract

Domain wall memory (DWM) is gaining significant attention for embedded cache application due to low standby power, excellent retention, and ability to store multiple bits per cell. Additionally, it provides fast access time, good endurance, and good retention. However, it suffers from poor write latency, shift latency, shift power, and write power. DWM is sequential in nature and latency of read/write operations depends on the offset of the bit from the read/write head. This paper investigates the circuit design challenges such as bitcell layout, head positioning, utilization factor of the nanowire, shift power, shift latency, and provides solutions to deal with these issues. A synergistic system is proposed by combining circuit techniques such as merged read/write heads (for compact layout), flipped-bitcell and shift gating (for shift power optimization), wordline strapping (for access latency), shift circuit design with two micro-architectural techniques: 1) segmented cache and 2) workload-aware dynamic shift and write current boosting to realize energy-efficient and robust DWM cache. Simulations show 3-33% performance and 1.2-14.4X power consumption improvement for cache segregation and 2.5-31% performance and 1.3-14.9X power enhancement for dynamic current boosting over a wide range of PARSEC benchmarks.

Original languageEnglish (US)
Article number7006702
Pages (from-to)282-291
Number of pages10
JournalIEEE Transactions on Nanotechnology
Volume14
Issue number2
DOIs
StatePublished - Mar 1 2015

Fingerprint

Integrated circuit layout
Domain walls
Computer systems
Data storage equipment
Networks (circuits)
Strapping
Cache memory
Nanowires
Durability
Electric power utilization

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

Motaman, Seyedhamidreza ; Iyengar, Anirudh Srikant ; Ghosh, Swaroop. / Domain Wall Memory-Layout, Circuit and Synergistic Systems. In: IEEE Transactions on Nanotechnology. 2015 ; Vol. 14, No. 2. pp. 282-291.
@article{c010fc4930294776b3de2ad6c70222ab,
title = "Domain Wall Memory-Layout, Circuit and Synergistic Systems",
abstract = "Domain wall memory (DWM) is gaining significant attention for embedded cache application due to low standby power, excellent retention, and ability to store multiple bits per cell. Additionally, it provides fast access time, good endurance, and good retention. However, it suffers from poor write latency, shift latency, shift power, and write power. DWM is sequential in nature and latency of read/write operations depends on the offset of the bit from the read/write head. This paper investigates the circuit design challenges such as bitcell layout, head positioning, utilization factor of the nanowire, shift power, shift latency, and provides solutions to deal with these issues. A synergistic system is proposed by combining circuit techniques such as merged read/write heads (for compact layout), flipped-bitcell and shift gating (for shift power optimization), wordline strapping (for access latency), shift circuit design with two micro-architectural techniques: 1) segmented cache and 2) workload-aware dynamic shift and write current boosting to realize energy-efficient and robust DWM cache. Simulations show 3-33{\%} performance and 1.2-14.4X power consumption improvement for cache segregation and 2.5-31{\%} performance and 1.3-14.9X power enhancement for dynamic current boosting over a wide range of PARSEC benchmarks.",
author = "Seyedhamidreza Motaman and Iyengar, {Anirudh Srikant} and Swaroop Ghosh",
year = "2015",
month = "3",
day = "1",
doi = "10.1109/TNANO.2015.2391185",
language = "English (US)",
volume = "14",
pages = "282--291",
journal = "IEEE Transactions on Nanotechnology",
issn = "1536-125X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

Domain Wall Memory-Layout, Circuit and Synergistic Systems. / Motaman, Seyedhamidreza; Iyengar, Anirudh Srikant; Ghosh, Swaroop.

In: IEEE Transactions on Nanotechnology, Vol. 14, No. 2, 7006702, 01.03.2015, p. 282-291.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Domain Wall Memory-Layout, Circuit and Synergistic Systems

AU - Motaman, Seyedhamidreza

AU - Iyengar, Anirudh Srikant

AU - Ghosh, Swaroop

PY - 2015/3/1

Y1 - 2015/3/1

N2 - Domain wall memory (DWM) is gaining significant attention for embedded cache application due to low standby power, excellent retention, and ability to store multiple bits per cell. Additionally, it provides fast access time, good endurance, and good retention. However, it suffers from poor write latency, shift latency, shift power, and write power. DWM is sequential in nature and latency of read/write operations depends on the offset of the bit from the read/write head. This paper investigates the circuit design challenges such as bitcell layout, head positioning, utilization factor of the nanowire, shift power, shift latency, and provides solutions to deal with these issues. A synergistic system is proposed by combining circuit techniques such as merged read/write heads (for compact layout), flipped-bitcell and shift gating (for shift power optimization), wordline strapping (for access latency), shift circuit design with two micro-architectural techniques: 1) segmented cache and 2) workload-aware dynamic shift and write current boosting to realize energy-efficient and robust DWM cache. Simulations show 3-33% performance and 1.2-14.4X power consumption improvement for cache segregation and 2.5-31% performance and 1.3-14.9X power enhancement for dynamic current boosting over a wide range of PARSEC benchmarks.

AB - Domain wall memory (DWM) is gaining significant attention for embedded cache application due to low standby power, excellent retention, and ability to store multiple bits per cell. Additionally, it provides fast access time, good endurance, and good retention. However, it suffers from poor write latency, shift latency, shift power, and write power. DWM is sequential in nature and latency of read/write operations depends on the offset of the bit from the read/write head. This paper investigates the circuit design challenges such as bitcell layout, head positioning, utilization factor of the nanowire, shift power, shift latency, and provides solutions to deal with these issues. A synergistic system is proposed by combining circuit techniques such as merged read/write heads (for compact layout), flipped-bitcell and shift gating (for shift power optimization), wordline strapping (for access latency), shift circuit design with two micro-architectural techniques: 1) segmented cache and 2) workload-aware dynamic shift and write current boosting to realize energy-efficient and robust DWM cache. Simulations show 3-33% performance and 1.2-14.4X power consumption improvement for cache segregation and 2.5-31% performance and 1.3-14.9X power enhancement for dynamic current boosting over a wide range of PARSEC benchmarks.

UR - http://www.scopus.com/inward/record.url?scp=84924962461&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84924962461&partnerID=8YFLogxK

U2 - 10.1109/TNANO.2015.2391185

DO - 10.1109/TNANO.2015.2391185

M3 - Article

AN - SCOPUS:84924962461

VL - 14

SP - 282

EP - 291

JO - IEEE Transactions on Nanotechnology

JF - IEEE Transactions on Nanotechnology

SN - 1536-125X

IS - 2

M1 - 7006702

ER -