Dynamic circuit synthesis using the Owens tool set

Mary Jane Irwin, Rita Yu Chen

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper overviews the Owens CAD tool set developed at Penn State University and illustrates its ability to synthesize dynamic CMOS circuits. The CAD system includes: a cell compiler with transistor sizing and I/O direction annotation; a simulation tool based on the switch-level logic model; tools for multi-level logic optimization; and tools for format conversion which establish a connection with the netlist specification, truth tables, Boolean equations and VHDL. The Owens tool set is able to implement various CMOS structures such as static gates, dynamic gates and transmission gates. In particular, since it supports transistor sizing, it creates an efficient design environment for dynamic circuit implementation and optimization. To show this feature, this paper illustrates the application of the Owens tool set to the design of zipper CMOS adders and manchester carry chain adders which are typical dynamic circuits.

Original languageEnglish (US)
Pages (from-to)205-210
Number of pages6
JournalProceedings of the Annual IEEE International ASIC Conference and Exhibit
StatePublished - 1998

Fingerprint

Networks (circuits)
Adders
Computer aided design
Transistors
Computer hardware description languages
Fasteners
Switches
Specifications

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{ac1bb6a0df544b0f90fadbe01a40b704,
title = "Dynamic circuit synthesis using the Owens tool set",
abstract = "This paper overviews the Owens CAD tool set developed at Penn State University and illustrates its ability to synthesize dynamic CMOS circuits. The CAD system includes: a cell compiler with transistor sizing and I/O direction annotation; a simulation tool based on the switch-level logic model; tools for multi-level logic optimization; and tools for format conversion which establish a connection with the netlist specification, truth tables, Boolean equations and VHDL. The Owens tool set is able to implement various CMOS structures such as static gates, dynamic gates and transmission gates. In particular, since it supports transistor sizing, it creates an efficient design environment for dynamic circuit implementation and optimization. To show this feature, this paper illustrates the application of the Owens tool set to the design of zipper CMOS adders and manchester carry chain adders which are typical dynamic circuits.",
author = "Irwin, {Mary Jane} and Chen, {Rita Yu}",
year = "1998",
language = "English (US)",
pages = "205--210",
journal = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",
issn = "1063-0988",

}

Dynamic circuit synthesis using the Owens tool set. / Irwin, Mary Jane; Chen, Rita Yu.

In: Proceedings of the Annual IEEE International ASIC Conference and Exhibit, 1998, p. 205-210.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Dynamic circuit synthesis using the Owens tool set

AU - Irwin, Mary Jane

AU - Chen, Rita Yu

PY - 1998

Y1 - 1998

N2 - This paper overviews the Owens CAD tool set developed at Penn State University and illustrates its ability to synthesize dynamic CMOS circuits. The CAD system includes: a cell compiler with transistor sizing and I/O direction annotation; a simulation tool based on the switch-level logic model; tools for multi-level logic optimization; and tools for format conversion which establish a connection with the netlist specification, truth tables, Boolean equations and VHDL. The Owens tool set is able to implement various CMOS structures such as static gates, dynamic gates and transmission gates. In particular, since it supports transistor sizing, it creates an efficient design environment for dynamic circuit implementation and optimization. To show this feature, this paper illustrates the application of the Owens tool set to the design of zipper CMOS adders and manchester carry chain adders which are typical dynamic circuits.

AB - This paper overviews the Owens CAD tool set developed at Penn State University and illustrates its ability to synthesize dynamic CMOS circuits. The CAD system includes: a cell compiler with transistor sizing and I/O direction annotation; a simulation tool based on the switch-level logic model; tools for multi-level logic optimization; and tools for format conversion which establish a connection with the netlist specification, truth tables, Boolean equations and VHDL. The Owens tool set is able to implement various CMOS structures such as static gates, dynamic gates and transmission gates. In particular, since it supports transistor sizing, it creates an efficient design environment for dynamic circuit implementation and optimization. To show this feature, this paper illustrates the application of the Owens tool set to the design of zipper CMOS adders and manchester carry chain adders which are typical dynamic circuits.

UR - http://www.scopus.com/inward/record.url?scp=0031625018&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031625018&partnerID=8YFLogxK

M3 - Article

SP - 205

EP - 210

JO - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

JF - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

SN - 1063-0988

ER -