Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors

Amar Rasheed, M. Cotter, B. Smith, D. Levan, Shashi Phoha

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we propose a dynamically run-time reconfigurable power aware cryptographic processor for secure autonomous encryption. The design proposes the implementation of a dynamically reconfigurable AES cryptography process on an FPGA. The proposed design encompasses a microarchitecture which is variously power, latency, and throughput optimized via hardware acceleration and partial reconfiguration by a multi-level autonomic controller and a data router to enable tradeoffs under changing operational requirements within resource constraints. The multi-level controller decides on the appropriate configuration based on varying operational workloads to characterize the effect that time-varying task parameters have on the hardware architecture, to enable a run-time tradeoff of performance and resources usage (Key length, computational efficiency, latency and throughput).

Original languageEnglish (US)
Title of host publication2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509052523
DOIs
StatePublished - Jan 17 2017
Event35th IEEE International Performance Computing and Communications Conference, IPCCC 2016 - Las Vegas, United States
Duration: Dec 9 2016Dec 11 2016

Publication series

Name2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016

Other

Other35th IEEE International Performance Computing and Communications Conference, IPCCC 2016
CountryUnited States
CityLas Vegas
Period12/9/1612/11/16

Fingerprint

Cryptography
Throughput
Hardware
Controllers
Sensors
Computational efficiency
Routers
Field programmable gate arrays (FPGA)

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Computer Science Applications
  • Hardware and Architecture

Cite this

Rasheed, A., Cotter, M., Smith, B., Levan, D., & Phoha, S. (2017). Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors. In 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016 [7820667] (2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/PCCC.2016.7820667
Rasheed, Amar ; Cotter, M. ; Smith, B. ; Levan, D. ; Phoha, Shashi. / Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors. 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016. Institute of Electrical and Electronics Engineers Inc., 2017. (2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016).
@inproceedings{0050bc86183f4de7a1a8f5fd8db1f25f,
title = "Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors",
abstract = "In this paper, we propose a dynamically run-time reconfigurable power aware cryptographic processor for secure autonomous encryption. The design proposes the implementation of a dynamically reconfigurable AES cryptography process on an FPGA. The proposed design encompasses a microarchitecture which is variously power, latency, and throughput optimized via hardware acceleration and partial reconfiguration by a multi-level autonomic controller and a data router to enable tradeoffs under changing operational requirements within resource constraints. The multi-level controller decides on the appropriate configuration based on varying operational workloads to characterize the effect that time-varying task parameters have on the hardware architecture, to enable a run-time tradeoff of performance and resources usage (Key length, computational efficiency, latency and throughput).",
author = "Amar Rasheed and M. Cotter and B. Smith and D. Levan and Shashi Phoha",
year = "2017",
month = "1",
day = "17",
doi = "10.1109/PCCC.2016.7820667",
language = "English (US)",
series = "2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016",
address = "United States",

}

Rasheed, A, Cotter, M, Smith, B, Levan, D & Phoha, S 2017, Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors. in 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016., 7820667, 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016, Institute of Electrical and Electronics Engineers Inc., 35th IEEE International Performance Computing and Communications Conference, IPCCC 2016, Las Vegas, United States, 12/9/16. https://doi.org/10.1109/PCCC.2016.7820667

Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors. / Rasheed, Amar; Cotter, M.; Smith, B.; Levan, D.; Phoha, Shashi.

2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016. Institute of Electrical and Electronics Engineers Inc., 2017. 7820667 (2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors

AU - Rasheed, Amar

AU - Cotter, M.

AU - Smith, B.

AU - Levan, D.

AU - Phoha, Shashi

PY - 2017/1/17

Y1 - 2017/1/17

N2 - In this paper, we propose a dynamically run-time reconfigurable power aware cryptographic processor for secure autonomous encryption. The design proposes the implementation of a dynamically reconfigurable AES cryptography process on an FPGA. The proposed design encompasses a microarchitecture which is variously power, latency, and throughput optimized via hardware acceleration and partial reconfiguration by a multi-level autonomic controller and a data router to enable tradeoffs under changing operational requirements within resource constraints. The multi-level controller decides on the appropriate configuration based on varying operational workloads to characterize the effect that time-varying task parameters have on the hardware architecture, to enable a run-time tradeoff of performance and resources usage (Key length, computational efficiency, latency and throughput).

AB - In this paper, we propose a dynamically run-time reconfigurable power aware cryptographic processor for secure autonomous encryption. The design proposes the implementation of a dynamically reconfigurable AES cryptography process on an FPGA. The proposed design encompasses a microarchitecture which is variously power, latency, and throughput optimized via hardware acceleration and partial reconfiguration by a multi-level autonomic controller and a data router to enable tradeoffs under changing operational requirements within resource constraints. The multi-level controller decides on the appropriate configuration based on varying operational workloads to characterize the effect that time-varying task parameters have on the hardware architecture, to enable a run-time tradeoff of performance and resources usage (Key length, computational efficiency, latency and throughput).

UR - http://www.scopus.com/inward/record.url?scp=85013387734&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85013387734&partnerID=8YFLogxK

U2 - 10.1109/PCCC.2016.7820667

DO - 10.1109/PCCC.2016.7820667

M3 - Conference contribution

T3 - 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016

BT - 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Rasheed A, Cotter M, Smith B, Levan D, Phoha S. Dynamically reconfigurable AES cryptographic core for small, power limited mobile sensors. In 2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016. Institute of Electrical and Electronics Engineers Inc. 2017. 7820667. (2016 IEEE 35th International Performance Computing and Communications Conference, IPCCC 2016). https://doi.org/10.1109/PCCC.2016.7820667