Efficient 45nm ASIC architecture for full-search free intra prediction in real-time H.264/AVC decoder

Tarek A. Elarabi, Randa Ayoubi, Hanan Mahmoud, Magdy A. Bayoumi

Research output: Contribution to journalArticle

Abstract

The standard H.264/AVC Intra frame encoding process has several data dependent and computational intensive coding methodologies that limit the overall encoding speed. It causes not only a high degree of computational complexity but also an unacceptable delay especially for the real-time video applications. Based on DCT properties and spatial activity analysis, low power hardware architecture for high throughput Full-Search Free (FSF) Intra mode selection and direction prediction algorithm is proposed. The FSF Intra prediction Algorithm significantly reduces the computational complexity and the processing run-time required for the H.264/AVC Intra frame prediction process. The ASIC implementation for the proposed architecture is carried out and synthesizing results are obtained. The heavily tested 45nm ASIC design is able to achieve an operating frequency of 140 MHz while limiting the overall power consumption to 9.01 mW, which nominates our proposed FSF Intra prediction architecture for interactive real-time H.264/AVC mobile video decoders.

Original languageEnglish (US)
Pages (from-to)91-104
Number of pages14
JournalJournal of Signal Processing Systems
Volume70
Issue number2
DOIs
StatePublished - Feb 1 2013

Fingerprint

Intra Prediction
Application specific integrated circuits
Real-time
Computational Complexity
Encoding
Computational complexity
Hardware Architecture
Prediction
Dependent Data
High Throughput
Power Consumption
Coding
Limiting
Electric power utilization
Methodology
Throughput
Hardware
Architecture
Processing

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering
  • Theoretical Computer Science
  • Signal Processing
  • Information Systems
  • Modeling and Simulation
  • Hardware and Architecture

Cite this

@article{e9b3d9cfd95d4337a30a38ceaead90d9,
title = "Efficient 45nm ASIC architecture for full-search free intra prediction in real-time H.264/AVC decoder",
abstract = "The standard H.264/AVC Intra frame encoding process has several data dependent and computational intensive coding methodologies that limit the overall encoding speed. It causes not only a high degree of computational complexity but also an unacceptable delay especially for the real-time video applications. Based on DCT properties and spatial activity analysis, low power hardware architecture for high throughput Full-Search Free (FSF) Intra mode selection and direction prediction algorithm is proposed. The FSF Intra prediction Algorithm significantly reduces the computational complexity and the processing run-time required for the H.264/AVC Intra frame prediction process. The ASIC implementation for the proposed architecture is carried out and synthesizing results are obtained. The heavily tested 45nm ASIC design is able to achieve an operating frequency of 140 MHz while limiting the overall power consumption to 9.01 mW, which nominates our proposed FSF Intra prediction architecture for interactive real-time H.264/AVC mobile video decoders.",
author = "Elarabi, {Tarek A.} and Randa Ayoubi and Hanan Mahmoud and Bayoumi, {Magdy A.}",
year = "2013",
month = "2",
day = "1",
doi = "10.1007/s11265-012-0700-8",
language = "English (US)",
volume = "70",
pages = "91--104",
journal = "Journal of Signal Processing Systems",
issn = "1939-8018",
publisher = "Springer New York",
number = "2",

}

Efficient 45nm ASIC architecture for full-search free intra prediction in real-time H.264/AVC decoder. / Elarabi, Tarek A.; Ayoubi, Randa; Mahmoud, Hanan; Bayoumi, Magdy A.

In: Journal of Signal Processing Systems, Vol. 70, No. 2, 01.02.2013, p. 91-104.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Efficient 45nm ASIC architecture for full-search free intra prediction in real-time H.264/AVC decoder

AU - Elarabi, Tarek A.

AU - Ayoubi, Randa

AU - Mahmoud, Hanan

AU - Bayoumi, Magdy A.

PY - 2013/2/1

Y1 - 2013/2/1

N2 - The standard H.264/AVC Intra frame encoding process has several data dependent and computational intensive coding methodologies that limit the overall encoding speed. It causes not only a high degree of computational complexity but also an unacceptable delay especially for the real-time video applications. Based on DCT properties and spatial activity analysis, low power hardware architecture for high throughput Full-Search Free (FSF) Intra mode selection and direction prediction algorithm is proposed. The FSF Intra prediction Algorithm significantly reduces the computational complexity and the processing run-time required for the H.264/AVC Intra frame prediction process. The ASIC implementation for the proposed architecture is carried out and synthesizing results are obtained. The heavily tested 45nm ASIC design is able to achieve an operating frequency of 140 MHz while limiting the overall power consumption to 9.01 mW, which nominates our proposed FSF Intra prediction architecture for interactive real-time H.264/AVC mobile video decoders.

AB - The standard H.264/AVC Intra frame encoding process has several data dependent and computational intensive coding methodologies that limit the overall encoding speed. It causes not only a high degree of computational complexity but also an unacceptable delay especially for the real-time video applications. Based on DCT properties and spatial activity analysis, low power hardware architecture for high throughput Full-Search Free (FSF) Intra mode selection and direction prediction algorithm is proposed. The FSF Intra prediction Algorithm significantly reduces the computational complexity and the processing run-time required for the H.264/AVC Intra frame prediction process. The ASIC implementation for the proposed architecture is carried out and synthesizing results are obtained. The heavily tested 45nm ASIC design is able to achieve an operating frequency of 140 MHz while limiting the overall power consumption to 9.01 mW, which nominates our proposed FSF Intra prediction architecture for interactive real-time H.264/AVC mobile video decoders.

UR - http://www.scopus.com/inward/record.url?scp=84892785181&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84892785181&partnerID=8YFLogxK

U2 - 10.1007/s11265-012-0700-8

DO - 10.1007/s11265-012-0700-8

M3 - Article

AN - SCOPUS:84892785181

VL - 70

SP - 91

EP - 104

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

SN - 1939-8018

IS - 2

ER -