Elimination of one dc voltage source in stacked multicell converters

Arash Khoshkbar-Sadigh, V. Dargahi, M. R.A. Pahlavani, A. Shoulaie

Research output: Contribution to journalArticle

23 Citations (Scopus)

Abstract

This study presents a novel configuration for stacked multicell (SM) converters. The main advantage of the proposed converter, in comparison with the conventional one, is that the number of required dc voltage sources is reduced from two to one in the proposed topology which results in decreasing the cost and size of the converter. This progress is achieved by adding four low-frequency switches to the conventional configuration of SM converter whereas the number and voltage rating of high-frequency switches and clamping capacitors as well as the number of high-frequency switchings during a full cycle are kept constant. This converter is controlled by phase shifted carrier-sinusoidal pulse width modulation technique; therefore the self-balancing phenomenon of clamping capacitors' voltages is maintained. This study also presents a state-space representation model to analyse the dynamic of clamping capacitor's self-balancing phenomenon in the proposed SM converter by obtaining the switching instants of the pulse width modulation in terms of the Kapteyn series. Numerical solution of obtained state-space representation model of the proposed converter and simulation results as well as measurements taken from an experimental set-up are presented in order to validate the effectiveness and advantages of the proposed configuration as well as its control strategy and state-space model.

Original languageEnglish (US)
Pages (from-to)644-658
Number of pages15
JournalIET Power Electronics
Volume5
Issue number6
DOIs
StatePublished - Jul 1 2012

Fingerprint

Capacitors
Pulse width modulation
Electric potential
Switches
Switching frequency
Topology
Costs

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Khoshkbar-Sadigh, Arash ; Dargahi, V. ; Pahlavani, M. R.A. ; Shoulaie, A. / Elimination of one dc voltage source in stacked multicell converters. In: IET Power Electronics. 2012 ; Vol. 5, No. 6. pp. 644-658.
@article{c0f04d2f430d4531a06522cb943d1e61,
title = "Elimination of one dc voltage source in stacked multicell converters",
abstract = "This study presents a novel configuration for stacked multicell (SM) converters. The main advantage of the proposed converter, in comparison with the conventional one, is that the number of required dc voltage sources is reduced from two to one in the proposed topology which results in decreasing the cost and size of the converter. This progress is achieved by adding four low-frequency switches to the conventional configuration of SM converter whereas the number and voltage rating of high-frequency switches and clamping capacitors as well as the number of high-frequency switchings during a full cycle are kept constant. This converter is controlled by phase shifted carrier-sinusoidal pulse width modulation technique; therefore the self-balancing phenomenon of clamping capacitors' voltages is maintained. This study also presents a state-space representation model to analyse the dynamic of clamping capacitor's self-balancing phenomenon in the proposed SM converter by obtaining the switching instants of the pulse width modulation in terms of the Kapteyn series. Numerical solution of obtained state-space representation model of the proposed converter and simulation results as well as measurements taken from an experimental set-up are presented in order to validate the effectiveness and advantages of the proposed configuration as well as its control strategy and state-space model.",
author = "Arash Khoshkbar-Sadigh and V. Dargahi and Pahlavani, {M. R.A.} and A. Shoulaie",
year = "2012",
month = "7",
day = "1",
doi = "10.1049/iet-pel.2011.0320",
language = "English (US)",
volume = "5",
pages = "644--658",
journal = "IET Power Electronics",
issn = "1755-4535",
publisher = "Institution of Engineering and Technology",
number = "6",

}

Elimination of one dc voltage source in stacked multicell converters. / Khoshkbar-Sadigh, Arash; Dargahi, V.; Pahlavani, M. R.A.; Shoulaie, A.

In: IET Power Electronics, Vol. 5, No. 6, 01.07.2012, p. 644-658.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Elimination of one dc voltage source in stacked multicell converters

AU - Khoshkbar-Sadigh, Arash

AU - Dargahi, V.

AU - Pahlavani, M. R.A.

AU - Shoulaie, A.

PY - 2012/7/1

Y1 - 2012/7/1

N2 - This study presents a novel configuration for stacked multicell (SM) converters. The main advantage of the proposed converter, in comparison with the conventional one, is that the number of required dc voltage sources is reduced from two to one in the proposed topology which results in decreasing the cost and size of the converter. This progress is achieved by adding four low-frequency switches to the conventional configuration of SM converter whereas the number and voltage rating of high-frequency switches and clamping capacitors as well as the number of high-frequency switchings during a full cycle are kept constant. This converter is controlled by phase shifted carrier-sinusoidal pulse width modulation technique; therefore the self-balancing phenomenon of clamping capacitors' voltages is maintained. This study also presents a state-space representation model to analyse the dynamic of clamping capacitor's self-balancing phenomenon in the proposed SM converter by obtaining the switching instants of the pulse width modulation in terms of the Kapteyn series. Numerical solution of obtained state-space representation model of the proposed converter and simulation results as well as measurements taken from an experimental set-up are presented in order to validate the effectiveness and advantages of the proposed configuration as well as its control strategy and state-space model.

AB - This study presents a novel configuration for stacked multicell (SM) converters. The main advantage of the proposed converter, in comparison with the conventional one, is that the number of required dc voltage sources is reduced from two to one in the proposed topology which results in decreasing the cost and size of the converter. This progress is achieved by adding four low-frequency switches to the conventional configuration of SM converter whereas the number and voltage rating of high-frequency switches and clamping capacitors as well as the number of high-frequency switchings during a full cycle are kept constant. This converter is controlled by phase shifted carrier-sinusoidal pulse width modulation technique; therefore the self-balancing phenomenon of clamping capacitors' voltages is maintained. This study also presents a state-space representation model to analyse the dynamic of clamping capacitor's self-balancing phenomenon in the proposed SM converter by obtaining the switching instants of the pulse width modulation in terms of the Kapteyn series. Numerical solution of obtained state-space representation model of the proposed converter and simulation results as well as measurements taken from an experimental set-up are presented in order to validate the effectiveness and advantages of the proposed configuration as well as its control strategy and state-space model.

UR - http://www.scopus.com/inward/record.url?scp=84865853172&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84865853172&partnerID=8YFLogxK

U2 - 10.1049/iet-pel.2011.0320

DO - 10.1049/iet-pel.2011.0320

M3 - Article

AN - SCOPUS:84865853172

VL - 5

SP - 644

EP - 658

JO - IET Power Electronics

JF - IET Power Electronics

SN - 1755-4535

IS - 6

ER -