Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET

Xueqing Li, John Morgan Sampson, Asif Khan, Kaisheng Ma, Sumitha George, Ahmedullah Aziz, Sumeet Kumar Gupta, Sayeef Salahuddin, Meng Fan Chang, Suman Datta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

Negative capacitance FETs (NCFETs) have attracted significant interest due to their steep-switching capability at a low voltage and the associated benefits for implementing energy-efficient Boolean logic. While most existing works aim to avoid the I D - V G hysteresis in NCFETs, this paper exploits this hysteresis feature for logic-memory synergy and presents a custom-designed nonvolatile NCFET D flip-flop (DFF) that maintains its state during power outages. This paper also presents an NCFET fabricated for this purpose, showing <10 mV/decade steep hysteresisedges and high, up to seven orders inmagnitude, R DS ratio between the two polarization states. With a device-circuit codesign that takes advantage of the embedded nonvolatility and the high R DS ratio, the proposed DFF consumes negligible static current in backup and restore operations, and remains robust even with significant global and local ferroelectric material variations across a wide 0.3-0.8 V supply voltage range. Therefore, the proposed DFF achieves energy-efficient and low-latency backup and restore operations. Furthermore, it has an ultralow energy-delay overhead, below 2.1% in normal operations, and operates using the same voltage supply as the Boolean logic elements with which it connects. This promises energy-efficient nonvolatile computing in energy-harvesting and power-gating applications.

Original languageEnglish (US)
Article number7959653
Pages (from-to)3452-3458
Number of pages7
JournalIEEE Transactions on Electron Devices
Volume64
Issue number8
DOIs
StatePublished - Aug 1 2017

Fingerprint

Field effect transistors
Flip flop circuits
Capacitance
Hysteresis
Electric potential
Energy harvesting
Outages
Ferroelectric materials
Polarization
Data storage equipment
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Li, Xueqing ; Sampson, John Morgan ; Khan, Asif ; Ma, Kaisheng ; George, Sumitha ; Aziz, Ahmedullah ; Gupta, Sumeet Kumar ; Salahuddin, Sayeef ; Chang, Meng Fan ; Datta, Suman ; Narayanan, Vijaykrishnan. / Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET. In: IEEE Transactions on Electron Devices. 2017 ; Vol. 64, No. 8. pp. 3452-3458.
@article{92aaa04c97344d458ae99fa5a348e587,
title = "Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET",
abstract = "Negative capacitance FETs (NCFETs) have attracted significant interest due to their steep-switching capability at a low voltage and the associated benefits for implementing energy-efficient Boolean logic. While most existing works aim to avoid the I D - V G hysteresis in NCFETs, this paper exploits this hysteresis feature for logic-memory synergy and presents a custom-designed nonvolatile NCFET D flip-flop (DFF) that maintains its state during power outages. This paper also presents an NCFET fabricated for this purpose, showing <10 mV/decade steep hysteresisedges and high, up to seven orders inmagnitude, R DS ratio between the two polarization states. With a device-circuit codesign that takes advantage of the embedded nonvolatility and the high R DS ratio, the proposed DFF consumes negligible static current in backup and restore operations, and remains robust even with significant global and local ferroelectric material variations across a wide 0.3-0.8 V supply voltage range. Therefore, the proposed DFF achieves energy-efficient and low-latency backup and restore operations. Furthermore, it has an ultralow energy-delay overhead, below 2.1{\%} in normal operations, and operates using the same voltage supply as the Boolean logic elements with which it connects. This promises energy-efficient nonvolatile computing in energy-harvesting and power-gating applications.",
author = "Xueqing Li and Sampson, {John Morgan} and Asif Khan and Kaisheng Ma and Sumitha George and Ahmedullah Aziz and Gupta, {Sumeet Kumar} and Sayeef Salahuddin and Chang, {Meng Fan} and Suman Datta and Vijaykrishnan Narayanan",
year = "2017",
month = "8",
day = "1",
doi = "10.1109/TED.2017.2716338",
language = "English (US)",
volume = "64",
pages = "3452--3458",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

Li, X, Sampson, JM, Khan, A, Ma, K, George, S, Aziz, A, Gupta, SK, Salahuddin, S, Chang, MF, Datta, S & Narayanan, V 2017, 'Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET', IEEE Transactions on Electron Devices, vol. 64, no. 8, 7959653, pp. 3452-3458. https://doi.org/10.1109/TED.2017.2716338

Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET. / Li, Xueqing; Sampson, John Morgan; Khan, Asif; Ma, Kaisheng; George, Sumitha; Aziz, Ahmedullah; Gupta, Sumeet Kumar; Salahuddin, Sayeef; Chang, Meng Fan; Datta, Suman; Narayanan, Vijaykrishnan.

In: IEEE Transactions on Electron Devices, Vol. 64, No. 8, 7959653, 01.08.2017, p. 3452-3458.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Enabling Energy-Efficient Nonvolatile Computing with Negative Capacitance FET

AU - Li, Xueqing

AU - Sampson, John Morgan

AU - Khan, Asif

AU - Ma, Kaisheng

AU - George, Sumitha

AU - Aziz, Ahmedullah

AU - Gupta, Sumeet Kumar

AU - Salahuddin, Sayeef

AU - Chang, Meng Fan

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

PY - 2017/8/1

Y1 - 2017/8/1

N2 - Negative capacitance FETs (NCFETs) have attracted significant interest due to their steep-switching capability at a low voltage and the associated benefits for implementing energy-efficient Boolean logic. While most existing works aim to avoid the I D - V G hysteresis in NCFETs, this paper exploits this hysteresis feature for logic-memory synergy and presents a custom-designed nonvolatile NCFET D flip-flop (DFF) that maintains its state during power outages. This paper also presents an NCFET fabricated for this purpose, showing <10 mV/decade steep hysteresisedges and high, up to seven orders inmagnitude, R DS ratio between the two polarization states. With a device-circuit codesign that takes advantage of the embedded nonvolatility and the high R DS ratio, the proposed DFF consumes negligible static current in backup and restore operations, and remains robust even with significant global and local ferroelectric material variations across a wide 0.3-0.8 V supply voltage range. Therefore, the proposed DFF achieves energy-efficient and low-latency backup and restore operations. Furthermore, it has an ultralow energy-delay overhead, below 2.1% in normal operations, and operates using the same voltage supply as the Boolean logic elements with which it connects. This promises energy-efficient nonvolatile computing in energy-harvesting and power-gating applications.

AB - Negative capacitance FETs (NCFETs) have attracted significant interest due to their steep-switching capability at a low voltage and the associated benefits for implementing energy-efficient Boolean logic. While most existing works aim to avoid the I D - V G hysteresis in NCFETs, this paper exploits this hysteresis feature for logic-memory synergy and presents a custom-designed nonvolatile NCFET D flip-flop (DFF) that maintains its state during power outages. This paper also presents an NCFET fabricated for this purpose, showing <10 mV/decade steep hysteresisedges and high, up to seven orders inmagnitude, R DS ratio between the two polarization states. With a device-circuit codesign that takes advantage of the embedded nonvolatility and the high R DS ratio, the proposed DFF consumes negligible static current in backup and restore operations, and remains robust even with significant global and local ferroelectric material variations across a wide 0.3-0.8 V supply voltage range. Therefore, the proposed DFF achieves energy-efficient and low-latency backup and restore operations. Furthermore, it has an ultralow energy-delay overhead, below 2.1% in normal operations, and operates using the same voltage supply as the Boolean logic elements with which it connects. This promises energy-efficient nonvolatile computing in energy-harvesting and power-gating applications.

UR - http://www.scopus.com/inward/record.url?scp=85023765455&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85023765455&partnerID=8YFLogxK

U2 - 10.1109/TED.2017.2716338

DO - 10.1109/TED.2017.2716338

M3 - Article

AN - SCOPUS:85023765455

VL - 64

SP - 3452

EP - 3458

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 8

M1 - 7959653

ER -