Enabling power-efficient designs with III-V tunnel FETs

Moon Seok Kim, Huichu Liu, Karthik Swaminathan, Xueqing Li, Suman Datta, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

III-V Tunnel FETs (TFET) possess unique characteristics such as steep slope switching, high gm/IDS, uni-directional conduction, and low voltage operating capability. These characteristics have the potential to result in energy savings in both digital and analog applications. In this paper, we provide an overview of the power efficient properties of III-V TFETs and designs at the device, circuit and architectural level.

Original languageEnglish (US)
Title of host publicationTechnical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479936229
DOIs
StatePublished - Dec 5 2014
Event36th IEEE Compound Semiconductor Integrated Circuit Symposium, CSICS 2014 - San Diego, United States
Duration: Oct 19 2014Oct 22 2014

Publication series

NameTechnical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC
ISSN (Print)1550-8781

Other

Other36th IEEE Compound Semiconductor Integrated Circuit Symposium, CSICS 2014
CountryUnited States
CitySan Diego
Period10/19/1410/22/14

Fingerprint

Field effect transistors
tunnels
Energy conservation
Tunnels
field effect transistors
Networks (circuits)
Electric potential
low voltage
analogs
slopes
conduction
energy

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering
  • Condensed Matter Physics
  • Electronic, Optical and Magnetic Materials

Cite this

Kim, M. S., Liu, H., Swaminathan, K., Li, X., Datta, S., & Narayanan, V. (2014). Enabling power-efficient designs with III-V tunnel FETs. In Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC [6978551] (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/CSICS.2014.6978551
Kim, Moon Seok ; Liu, Huichu ; Swaminathan, Karthik ; Li, Xueqing ; Datta, Suman ; Narayanan, Vijaykrishnan. / Enabling power-efficient designs with III-V tunnel FETs. Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC. Institute of Electrical and Electronics Engineers Inc., 2014. (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC).
@inproceedings{e60ccadd6b6f44b2ab12ee9a07ee9bba,
title = "Enabling power-efficient designs with III-V tunnel FETs",
abstract = "III-V Tunnel FETs (TFET) possess unique characteristics such as steep slope switching, high gm/IDS, uni-directional conduction, and low voltage operating capability. These characteristics have the potential to result in energy savings in both digital and analog applications. In this paper, we provide an overview of the power efficient properties of III-V TFETs and designs at the device, circuit and architectural level.",
author = "Kim, {Moon Seok} and Huichu Liu and Karthik Swaminathan and Xueqing Li and Suman Datta and Vijaykrishnan Narayanan",
year = "2014",
month = "12",
day = "5",
doi = "10.1109/CSICS.2014.6978551",
language = "English (US)",
series = "Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC",
address = "United States",

}

Kim, MS, Liu, H, Swaminathan, K, Li, X, Datta, S & Narayanan, V 2014, Enabling power-efficient designs with III-V tunnel FETs. in Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC., 6978551, Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC, Institute of Electrical and Electronics Engineers Inc., 36th IEEE Compound Semiconductor Integrated Circuit Symposium, CSICS 2014, San Diego, United States, 10/19/14. https://doi.org/10.1109/CSICS.2014.6978551

Enabling power-efficient designs with III-V tunnel FETs. / Kim, Moon Seok; Liu, Huichu; Swaminathan, Karthik; Li, Xueqing; Datta, Suman; Narayanan, Vijaykrishnan.

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC. Institute of Electrical and Electronics Engineers Inc., 2014. 6978551 (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Enabling power-efficient designs with III-V tunnel FETs

AU - Kim, Moon Seok

AU - Liu, Huichu

AU - Swaminathan, Karthik

AU - Li, Xueqing

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

PY - 2014/12/5

Y1 - 2014/12/5

N2 - III-V Tunnel FETs (TFET) possess unique characteristics such as steep slope switching, high gm/IDS, uni-directional conduction, and low voltage operating capability. These characteristics have the potential to result in energy savings in both digital and analog applications. In this paper, we provide an overview of the power efficient properties of III-V TFETs and designs at the device, circuit and architectural level.

AB - III-V Tunnel FETs (TFET) possess unique characteristics such as steep slope switching, high gm/IDS, uni-directional conduction, and low voltage operating capability. These characteristics have the potential to result in energy savings in both digital and analog applications. In this paper, we provide an overview of the power efficient properties of III-V TFETs and designs at the device, circuit and architectural level.

UR - http://www.scopus.com/inward/record.url?scp=84920065689&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84920065689&partnerID=8YFLogxK

U2 - 10.1109/CSICS.2014.6978551

DO - 10.1109/CSICS.2014.6978551

M3 - Conference contribution

AN - SCOPUS:84920065689

T3 - Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

BT - Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kim MS, Liu H, Swaminathan K, Li X, Datta S, Narayanan V. Enabling power-efficient designs with III-V tunnel FETs. In Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC. Institute of Electrical and Electronics Engineers Inc. 2014. 6978551. (Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC). https://doi.org/10.1109/CSICS.2014.6978551