Exploiting heterogeneity for energy efficiency in chip multiprocessors

Vinay Saripalli, Guangyu Sun, Asit Mishra, Yuan Xie, Suman Datta, Vijaykrishnan Narayanan

Research output: Contribution to journalArticle

49 Citations (Scopus)

Abstract

Heterogeneous multicores are envisioned to be a promising design paradigm to combat today's challenges of power, memory, and reliability walls that are impeding chip design using deep submicron technology. Future multicores are expected to integrate multiple different cores, including GPGPUs, custom accelerators and configurable cores. In this paper, we introduce an important dimension - technology - using which heterogeneity can be introduced in multicores to improve their energy-performance envelope. Specifically, we analyze the benefits of heterogenous technologies for processor cores and cache subsystems. We discuss two promising device candidates (Tunnel-FET and Magnetic-RAM) for introducing technological diversity in the multicores and analyze their integration in the processor and cache hierarchy in detail. Our analysis shows that introducing such a kind of heterogeneity can significantly enhance the performance and energy behavior of future multicore systems.

Original languageEnglish (US)
Article number5961655
Pages (from-to)109-119
Number of pages11
JournalIEEE Journal on Emerging and Selected Topics in Circuits and Systems
Volume1
Issue number2
DOIs
StatePublished - Jun 1 2011

Fingerprint

Energy efficiency
Random access storage
Field effect transistors
Particle accelerators
Tunnels
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Saripalli, Vinay ; Sun, Guangyu ; Mishra, Asit ; Xie, Yuan ; Datta, Suman ; Narayanan, Vijaykrishnan. / Exploiting heterogeneity for energy efficiency in chip multiprocessors. In: IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 2011 ; Vol. 1, No. 2. pp. 109-119.
@article{baca89ff5c33471387d737108256b6b4,
title = "Exploiting heterogeneity for energy efficiency in chip multiprocessors",
abstract = "Heterogeneous multicores are envisioned to be a promising design paradigm to combat today's challenges of power, memory, and reliability walls that are impeding chip design using deep submicron technology. Future multicores are expected to integrate multiple different cores, including GPGPUs, custom accelerators and configurable cores. In this paper, we introduce an important dimension - technology - using which heterogeneity can be introduced in multicores to improve their energy-performance envelope. Specifically, we analyze the benefits of heterogenous technologies for processor cores and cache subsystems. We discuss two promising device candidates (Tunnel-FET and Magnetic-RAM) for introducing technological diversity in the multicores and analyze their integration in the processor and cache hierarchy in detail. Our analysis shows that introducing such a kind of heterogeneity can significantly enhance the performance and energy behavior of future multicore systems.",
author = "Vinay Saripalli and Guangyu Sun and Asit Mishra and Yuan Xie and Suman Datta and Vijaykrishnan Narayanan",
year = "2011",
month = "6",
day = "1",
doi = "10.1109/JETCAS.2011.2158343",
language = "English (US)",
volume = "1",
pages = "109--119",
journal = "IEEE Journal on Emerging and Selected Topics in Circuits and Systems",
issn = "2156-3357",
publisher = "IEEE Circuits and Systems Society",
number = "2",

}

Exploiting heterogeneity for energy efficiency in chip multiprocessors. / Saripalli, Vinay; Sun, Guangyu; Mishra, Asit; Xie, Yuan; Datta, Suman; Narayanan, Vijaykrishnan.

In: IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 1, No. 2, 5961655, 01.06.2011, p. 109-119.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Exploiting heterogeneity for energy efficiency in chip multiprocessors

AU - Saripalli, Vinay

AU - Sun, Guangyu

AU - Mishra, Asit

AU - Xie, Yuan

AU - Datta, Suman

AU - Narayanan, Vijaykrishnan

PY - 2011/6/1

Y1 - 2011/6/1

N2 - Heterogeneous multicores are envisioned to be a promising design paradigm to combat today's challenges of power, memory, and reliability walls that are impeding chip design using deep submicron technology. Future multicores are expected to integrate multiple different cores, including GPGPUs, custom accelerators and configurable cores. In this paper, we introduce an important dimension - technology - using which heterogeneity can be introduced in multicores to improve their energy-performance envelope. Specifically, we analyze the benefits of heterogenous technologies for processor cores and cache subsystems. We discuss two promising device candidates (Tunnel-FET and Magnetic-RAM) for introducing technological diversity in the multicores and analyze their integration in the processor and cache hierarchy in detail. Our analysis shows that introducing such a kind of heterogeneity can significantly enhance the performance and energy behavior of future multicore systems.

AB - Heterogeneous multicores are envisioned to be a promising design paradigm to combat today's challenges of power, memory, and reliability walls that are impeding chip design using deep submicron technology. Future multicores are expected to integrate multiple different cores, including GPGPUs, custom accelerators and configurable cores. In this paper, we introduce an important dimension - technology - using which heterogeneity can be introduced in multicores to improve their energy-performance envelope. Specifically, we analyze the benefits of heterogenous technologies for processor cores and cache subsystems. We discuss two promising device candidates (Tunnel-FET and Magnetic-RAM) for introducing technological diversity in the multicores and analyze their integration in the processor and cache hierarchy in detail. Our analysis shows that introducing such a kind of heterogeneity can significantly enhance the performance and energy behavior of future multicore systems.

UR - http://www.scopus.com/inward/record.url?scp=80052066953&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052066953&partnerID=8YFLogxK

U2 - 10.1109/JETCAS.2011.2158343

DO - 10.1109/JETCAS.2011.2158343

M3 - Article

VL - 1

SP - 109

EP - 119

JO - IEEE Journal on Emerging and Selected Topics in Circuits and Systems

JF - IEEE Journal on Emerging and Selected Topics in Circuits and Systems

SN - 2156-3357

IS - 2

M1 - 5961655

ER -