Exploiting memory bank locality in multiprocessor SoC architectures

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The next generation architectures are expected to accommodate multiple processors on the same chip. While this makes inter-processor communication less costly (as compared to traditional high-end parallel machines), it also makes it even more critical to cut down the number of off- chip memory accesses. Frequent off-chip accesses do not only increase execution cycles but also increase overall power consumption. One way of alleviating this power problem is to divide the off-chip memory into multiple banks, each of which can be power-controlled independently using low-power operating modes. In this work, we focus on a multiprocessor-system-on-a-chip (MPSoC) architecture with a banked memory system, and show how code and data optimizations can help us reduce memory energy consumption. This is achieved by ensuring bank locality, which means that each processor localizes its accesses into a small set of banks. We present a mathematical formulation of the bank locality problem. Our formulation is based on constructing a set of matrix equations that capture the mappings between the data, computation, processor, and memory bank spaces. Based on this formulation, we propose a heuristic solution to the bank locality problem for different scenarios. Our solution involves an iterative process through which we try to satisfy as many matrix constraints as possible. Finally, we report extensive experimental results showing the effectiveness of our strategy in practice. Our results show that the proposed solution improves bank locality significantly, and reduces the overall memory system energy consumption by up to 34% over a strategy that makes use of the low-power modes but does not employ our strategy.

Original languageEnglish (US)
Title of host publicationProceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)
Pages1307-1316
Number of pages10
StatePublished - Dec 1 2004
EventProceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM) - Santa Fe, NM, United States
Duration: Apr 26 2004Apr 30 2004

Publication series

NameProceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)
Volume18

Other

OtherProceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)
CountryUnited States
CitySanta Fe, NM
Period4/26/044/30/04

Fingerprint

Data storage equipment
Energy utilization
System-on-chip
Electric power utilization
Communication

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Kandemir, M. (2004). Exploiting memory bank locality in multiprocessor SoC architectures. In Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM) (pp. 1307-1316). (Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM); Vol. 18).
Kandemir, Mahmut. / Exploiting memory bank locality in multiprocessor SoC architectures. Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM). 2004. pp. 1307-1316 (Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)).
@inproceedings{12916a445ba24d028b475d4ec94efb76,
title = "Exploiting memory bank locality in multiprocessor SoC architectures",
abstract = "The next generation architectures are expected to accommodate multiple processors on the same chip. While this makes inter-processor communication less costly (as compared to traditional high-end parallel machines), it also makes it even more critical to cut down the number of off- chip memory accesses. Frequent off-chip accesses do not only increase execution cycles but also increase overall power consumption. One way of alleviating this power problem is to divide the off-chip memory into multiple banks, each of which can be power-controlled independently using low-power operating modes. In this work, we focus on a multiprocessor-system-on-a-chip (MPSoC) architecture with a banked memory system, and show how code and data optimizations can help us reduce memory energy consumption. This is achieved by ensuring bank locality, which means that each processor localizes its accesses into a small set of banks. We present a mathematical formulation of the bank locality problem. Our formulation is based on constructing a set of matrix equations that capture the mappings between the data, computation, processor, and memory bank spaces. Based on this formulation, we propose a heuristic solution to the bank locality problem for different scenarios. Our solution involves an iterative process through which we try to satisfy as many matrix constraints as possible. Finally, we report extensive experimental results showing the effectiveness of our strategy in practice. Our results show that the proposed solution improves bank locality significantly, and reduces the overall memory system energy consumption by up to 34{\%} over a strategy that makes use of the low-power modes but does not employ our strategy.",
author = "Mahmut Kandemir",
year = "2004",
month = "12",
day = "1",
language = "English (US)",
isbn = "0769521320",
series = "Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)",
pages = "1307--1316",
booktitle = "Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)",

}

Kandemir, M 2004, Exploiting memory bank locality in multiprocessor SoC architectures. in Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM). Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM), vol. 18, pp. 1307-1316, Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM), Santa Fe, NM, United States, 4/26/04.

Exploiting memory bank locality in multiprocessor SoC architectures. / Kandemir, Mahmut.

Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM). 2004. p. 1307-1316 (Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM); Vol. 18).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Exploiting memory bank locality in multiprocessor SoC architectures

AU - Kandemir, Mahmut

PY - 2004/12/1

Y1 - 2004/12/1

N2 - The next generation architectures are expected to accommodate multiple processors on the same chip. While this makes inter-processor communication less costly (as compared to traditional high-end parallel machines), it also makes it even more critical to cut down the number of off- chip memory accesses. Frequent off-chip accesses do not only increase execution cycles but also increase overall power consumption. One way of alleviating this power problem is to divide the off-chip memory into multiple banks, each of which can be power-controlled independently using low-power operating modes. In this work, we focus on a multiprocessor-system-on-a-chip (MPSoC) architecture with a banked memory system, and show how code and data optimizations can help us reduce memory energy consumption. This is achieved by ensuring bank locality, which means that each processor localizes its accesses into a small set of banks. We present a mathematical formulation of the bank locality problem. Our formulation is based on constructing a set of matrix equations that capture the mappings between the data, computation, processor, and memory bank spaces. Based on this formulation, we propose a heuristic solution to the bank locality problem for different scenarios. Our solution involves an iterative process through which we try to satisfy as many matrix constraints as possible. Finally, we report extensive experimental results showing the effectiveness of our strategy in practice. Our results show that the proposed solution improves bank locality significantly, and reduces the overall memory system energy consumption by up to 34% over a strategy that makes use of the low-power modes but does not employ our strategy.

AB - The next generation architectures are expected to accommodate multiple processors on the same chip. While this makes inter-processor communication less costly (as compared to traditional high-end parallel machines), it also makes it even more critical to cut down the number of off- chip memory accesses. Frequent off-chip accesses do not only increase execution cycles but also increase overall power consumption. One way of alleviating this power problem is to divide the off-chip memory into multiple banks, each of which can be power-controlled independently using low-power operating modes. In this work, we focus on a multiprocessor-system-on-a-chip (MPSoC) architecture with a banked memory system, and show how code and data optimizations can help us reduce memory energy consumption. This is achieved by ensuring bank locality, which means that each processor localizes its accesses into a small set of banks. We present a mathematical formulation of the bank locality problem. Our formulation is based on constructing a set of matrix equations that capture the mappings between the data, computation, processor, and memory bank spaces. Based on this formulation, we propose a heuristic solution to the bank locality problem for different scenarios. Our solution involves an iterative process through which we try to satisfy as many matrix constraints as possible. Finally, we report extensive experimental results showing the effectiveness of our strategy in practice. Our results show that the proposed solution improves bank locality significantly, and reduces the overall memory system energy consumption by up to 34% over a strategy that makes use of the low-power modes but does not employ our strategy.

UR - http://www.scopus.com/inward/record.url?scp=12444273678&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=12444273678&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0769521320

SN - 9780769521329

T3 - Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

SP - 1307

EP - 1316

BT - Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

ER -

Kandemir M. Exploiting memory bank locality in multiprocessor SoC architectures. In Proceedings - 18th International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM). 2004. p. 1307-1316. (Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)).