TY - GEN
T1 - Exploiting program hotspots and code sequentiality for instruction cache leakage management
AU - Hu, J. S.
AU - Nadgir, A.
AU - Vijaykrishnan, N.
AU - Irwin, M. J.
AU - Kandemir, M.
PY - 2003
Y1 - 2003
N2 - Leakage energy optimization for caches has been the target of much recent effort. In this work, we focus on instruction caches and tailor two techniques that exploit the two major factors that shape the instruction access behavior, namely, hotspot execution and sequentiality. First, we adopt a hotspot detection mechanism by profiling the branch behavior at runtime and utilize this to implement a HotSpot based Leakage Management (HSLM) mechanism. Second, we exploit code sequentiality in implementing a Just-InTime Activation (JITA) that transitions cache lines to active mode just before they are accessed.,We utilize the recently proposed drowsy cache that dynamically scales voltages for leakage reduction and implement various schemes that use different combinations of HSLM and JITA. Our experimental evaluation using the SPEC2000 benchmark suite shows that instruction cache leakage energy consumption can be reduced by 63%, 49% and 29%; on the average, as compared to an unoptimized cache, a recently proposed hardware optimized cache, and a cache optimized using compiler, respectively. Further, we observe that these energy savings can be obtained without a significant impact on performance.
AB - Leakage energy optimization for caches has been the target of much recent effort. In this work, we focus on instruction caches and tailor two techniques that exploit the two major factors that shape the instruction access behavior, namely, hotspot execution and sequentiality. First, we adopt a hotspot detection mechanism by profiling the branch behavior at runtime and utilize this to implement a HotSpot based Leakage Management (HSLM) mechanism. Second, we exploit code sequentiality in implementing a Just-InTime Activation (JITA) that transitions cache lines to active mode just before they are accessed.,We utilize the recently proposed drowsy cache that dynamically scales voltages for leakage reduction and implement various schemes that use different combinations of HSLM and JITA. Our experimental evaluation using the SPEC2000 benchmark suite shows that instruction cache leakage energy consumption can be reduced by 63%, 49% and 29%; on the average, as compared to an unoptimized cache, a recently proposed hardware optimized cache, and a cache optimized using compiler, respectively. Further, we observe that these energy savings can be obtained without a significant impact on performance.
UR - http://www.scopus.com/inward/record.url?scp=1542269318&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=1542269318&partnerID=8YFLogxK
U2 - 10.1109/LPE.2003.1231936
DO - 10.1109/LPE.2003.1231936
M3 - Conference contribution
AN - SCOPUS:1542269318
T3 - Proceedings of the International Symposium on Low Power Electronics and Design
SP - 402
EP - 407
BT - ISLPED 2003 - Proceedings of the 2003 International Symposium on Low Power Electronics and Design
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2003 International Symposium on Low Power Electronics and Design, ISLPED 2003
Y2 - 25 August 2003 through 27 August 2003
ER -