Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems

Sumeet Kumar Gupta, Sri Harsha Choday, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.

Original languageEnglish (US)
Title of host publication2011 International Electron Devices Meeting, IEDM 2011
DOIs
StatePublished - Dec 1 2011
Event2011 IEEE International Electron Devices Meeting, IEDM 2011 - Washington, DC, United States
Duration: Dec 5 2011Dec 7 2011

Other

Other2011 IEEE International Electron Devices Meeting, IEDM 2011
CountryUnited States
CityWashington, DC
Period12/5/1112/7/11

Fingerprint

Data storage equipment
Atoms
Networks (circuits)
fins
spacers
ballistics
atoms
simulation
interactions
Circuit simulation
SPICE
Ballistics
FinFET

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering
  • Materials Chemistry

Cite this

Gupta, Sumeet Kumar ; Choday, Sri Harsha ; Roy, Kaushik. / Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework : Atoms to systems. 2011 International Electron Devices Meeting, IEDM 2011. 2011.
@inproceedings{f273d58bb5ef49b59bb46818900131d4,
title = "Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems",
abstract = "We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.",
author = "Gupta, {Sumeet Kumar} and Choday, {Sri Harsha} and Kaushik Roy",
year = "2011",
month = "12",
day = "1",
doi = "10.1109/IEDM.2011.6131659",
language = "English (US)",
isbn = "9781457705052",
booktitle = "2011 International Electron Devices Meeting, IEDM 2011",

}

Gupta, SK, Choday, SH & Roy, K 2011, Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems. in 2011 International Electron Devices Meeting, IEDM 2011., 6131659, 2011 IEEE International Electron Devices Meeting, IEDM 2011, Washington, DC, United States, 12/5/11. https://doi.org/10.1109/IEDM.2011.6131659

Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework : Atoms to systems. / Gupta, Sumeet Kumar; Choday, Sri Harsha; Roy, Kaushik.

2011 International Electron Devices Meeting, IEDM 2011. 2011. 6131659.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework

T2 - Atoms to systems

AU - Gupta, Sumeet Kumar

AU - Choday, Sri Harsha

AU - Roy, Kaushik

PY - 2011/12/1

Y1 - 2011/12/1

N2 - We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.

AB - We compare independent gate FinFETs, FinFETs with different fin orientations and asymmetric drain spacer extension FinFETs to analyze the implications of each for memory design in sub-15nm technologies. A mixed mode simulation framework based on ballistic NEGF models for FinFETs and circuit simulations in SPICE is developed for the analysis.

UR - http://www.scopus.com/inward/record.url?scp=84863072771&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863072771&partnerID=8YFLogxK

U2 - 10.1109/IEDM.2011.6131659

DO - 10.1109/IEDM.2011.6131659

M3 - Conference contribution

AN - SCOPUS:84863072771

SN - 9781457705052

BT - 2011 International Electron Devices Meeting, IEDM 2011

ER -