Exploration of vertical MOSFET and tunnel FET device architecture for Sub 10nm node applications

H. Liu, D. K. Mohata, A. Nidhi, V. Saripalli, V. Narayanan, S. Datta

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Scopus citations

Fingerprint Dive into the research topics of 'Exploration of vertical MOSFET and tunnel FET device architecture for Sub 10nm node applications'. Together they form a unique fingerprint.

Engineering & Materials Science