TY - GEN
T1 - Exploring RapidIO technology within a DAQ system event building network
AU - Baymani, Simaolhoda
AU - Alexopoulos, Konstantinos
AU - Valat, Sebastien
N1 - Publisher Copyright:
© 2016 IEEE.
PY - 2016/8/12
Y1 - 2016/8/12
N2 - Exploring RapidIO RapidIO (http://rapidio.org/) technology is a packet-switched high-performance fabric, which has been under active development since 1997. The technology is used in all 4G/LTE basestations worldwide. RapidIO is often used in embedded systems that require high reliability, low latency and deterministic operations in a heterogeneous environment. RapidIO has several offloading features in hardware, therefore relieving the CPUs from time-consuming work. Most importantly, it allows for remote DMA and thus zero-copy data-Transfer. In addition it lends itself readily to integration with FPGAS. In this paper we investigate RapidO as a technology for high-speed DAQ networks, in particular the DAQ system of an LHC experiment. We present measurements using a generic, multi-protocol event-building emulation tool which was developed for the LHCb experiment. Event building using a local area network, such as the one foreseen for the future LHCb DAQ puts heavy requirements on the underlying network as all data sources from the collider will want to send to the same destinations at the same time. This leads to an instantaneous overcommitment of the output buffers of the switches. We will present results from implementing a event building cluster based on RapidIO interconnect, focusing on the bandwidth capabilities of the technology as well as the scalability.
AB - Exploring RapidIO RapidIO (http://rapidio.org/) technology is a packet-switched high-performance fabric, which has been under active development since 1997. The technology is used in all 4G/LTE basestations worldwide. RapidIO is often used in embedded systems that require high reliability, low latency and deterministic operations in a heterogeneous environment. RapidIO has several offloading features in hardware, therefore relieving the CPUs from time-consuming work. Most importantly, it allows for remote DMA and thus zero-copy data-Transfer. In addition it lends itself readily to integration with FPGAS. In this paper we investigate RapidO as a technology for high-speed DAQ networks, in particular the DAQ system of an LHC experiment. We present measurements using a generic, multi-protocol event-building emulation tool which was developed for the LHCb experiment. Event building using a local area network, such as the one foreseen for the future LHCb DAQ puts heavy requirements on the underlying network as all data sources from the collider will want to send to the same destinations at the same time. This leads to an instantaneous overcommitment of the output buffers of the switches. We will present results from implementing a event building cluster based on RapidIO interconnect, focusing on the bandwidth capabilities of the technology as well as the scalability.
UR - http://www.scopus.com/inward/record.url?scp=84985919758&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84985919758&partnerID=8YFLogxK
U2 - 10.1109/RTC.2016.7543124
DO - 10.1109/RTC.2016.7543124
M3 - Conference contribution
AN - SCOPUS:84985919758
T3 - 2016 IEEE-NPSS Real Time Conference, RT 2016
BT - 2016 IEEE-NPSS Real Time Conference, RT 2016
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2016 IEEE-NPSS Real Time Conference, RT 2016
Y2 - 6 June 2016 through 10 June 2016
ER -