Exploring technology alternatives for nano-scale FPGA interconnects

Aman Gayasen, Vijaykrishnan Narayanan, Mary Jane Irwin

Research output: Contribution to journalConference article

28 Citations (Scopus)

Abstract

Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.

Original languageEnglish (US)
Article number54.3
Pages (from-to)921-926
Number of pages6
JournalProceedings - Design Automation Conference
StatePublished - Dec 1 2005
Event42nd Design Automation Conference, DAC 2005 - Anaheim, CA, United States
Duration: Jun 13 2005Jun 17 2005

Fingerprint

Field programmable gate arrays (FPGA)
Switches
Wire
Nanoelectronics
Static random access storage
Transistors
Fabrication

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

@article{0416fcf89ac14cd5b58998b4fc03f088,
title = "Exploring technology alternatives for nano-scale FPGA interconnects",
abstract = "Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70{\%} and improve performance.",
author = "Aman Gayasen and Vijaykrishnan Narayanan and Irwin, {Mary Jane}",
year = "2005",
month = "12",
day = "1",
language = "English (US)",
pages = "921--926",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

Exploring technology alternatives for nano-scale FPGA interconnects. / Gayasen, Aman; Narayanan, Vijaykrishnan; Irwin, Mary Jane.

In: Proceedings - Design Automation Conference, 01.12.2005, p. 921-926.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Exploring technology alternatives for nano-scale FPGA interconnects

AU - Gayasen, Aman

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.

AB - Field Programmable Gate Arrays (FPGAs) are becoming increasingly popular. With their regular structures, they are particularly amenable to scaling to smaller technologies, On the other hand, there have been significant advances in nano-electronics fabrication over the past few years. In this paper we explore FPGA devices of the next decade using nano-wires and molecular switches for programmable inter-connect, and compare them to traditional SRAM-based FP-GAs that use pass transistors as switches (scaled to 22nm). We show that by using nano-wires and molecular switches, it is possible to reduce the area of the FPGA by 70% and improve performance.

UR - http://www.scopus.com/inward/record.url?scp=27944496952&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27944496952&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:27944496952

SP - 921

EP - 926

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

M1 - 54.3

ER -