FD-HGAC: A hybrid heuristic/genetic algorithm hardware/software co-synthesis framework with fault detection

John Conner, Yuan Xie, Mahmut Kandemir, Robert Dick, Greg Link

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations

Abstract

Embedded real-time systems are becoming increasingly complex. To combat the rising design cost of those systems, co-synthesis tools that map tasks to systems containing both software and specialized hardware have been developed. As system transient fault rates increase due to technology scaling, embedded systems must be designed in fault tolerant ways to maintain system reliability. This paper presents and analyzes FD-HGAC, a tool using a genetic algorithm and heuristics to design real-time systems with partial fault detection. Results of numerous trials of the tool are shown to produce systems with average 22% detection coverage that incurs no cost or performance penalty.

Original languageEnglish (US)
Title of host publicationProceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Pages709-712
Number of pages4
StatePublished - Dec 1 2005
Event2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 - Shanghai, China
Duration: Jan 18 2005Jan 21 2005

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume2

Other

Other2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
CountryChina
CityShanghai
Period1/18/051/21/05

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'FD-HGAC: A hybrid heuristic/genetic algorithm hardware/software co-synthesis framework with fault detection'. Together they form a unique fingerprint.

  • Cite this

    Conner, J., Xie, Y., Kandemir, M., Dick, R., & Link, G. (2005). FD-HGAC: A hybrid heuristic/genetic algorithm hardware/software co-synthesis framework with fault detection. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 (pp. 709-712). [1466435] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2).