Four-level realisation of 3-qubit reversible functions

G. Yang, X. Song, M. A. Perkowski, W. N.N. Hung, Jacob Biamonte, Z. Tang

Research output: Contribution to journalArticlepeer-review

9 Scopus citations

Abstract

Two questions have been addressed here: how many logic levels are necessary to synthesise a specific instance of a reversible circuit, and how much better to have large gate libraries, and what gates should be required in libraries. Group theory is applied to 3-bit reversible gate synthesis to create a library useful in hierarchical design. It has been shown that arbitrary 3-bit reversible circuit can be synthesised with four-logic levels, using this new gate library. The respective universal library for the four-level synthesis is constructed and optimised it on the level of nuclear magnetic resonance pulses. A very fast algorithm to synthesise arbitrary 3-bit reversible function to gates from our library is also presented. The algorithm demonstrates dramatic speed benefit and results in a maximum of four-level circuit for arbitrary 3-bit reversible function. The gates are optimised on the level of pulses to decrease their cost and allow for objective comparison with standard CNOT, NOT, Toffoli gates (CNT) circuits. This library guarantees a four-level circuit for any 3-qubit reversible function and is also intended to be used in a hierarchical design of larger circuits.

Original languageEnglish (US)
Pages (from-to)382-388
Number of pages7
JournalIET Computers and Digital Techniques
Volume1
Issue number4
DOIs
StatePublished - Oct 15 2007

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Four-level realisation of 3-qubit reversible functions'. Together they form a unique fingerprint.

Cite this