Fully Digit On-Line Networks

Mary Jane Irwin, Robert Michael Owens

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

Research in computer architecture in the last decade has been driven largely by the motivation to overcome the “von Neumann” bottleneck. This paper describes the design and use of one such architecture—fully digit on-line networks. First, digit on-line algorithms and processing are defined. The key advantage to digit on-line processing is that it allows a digit serial, most significant digit first, type of data flow. Processing of the most significant operand digits starts immediately and generation of the most significant result digits soon follows. The minimum set of primitive logic operations required to implement a digit on-line processing component in VLSI are outlined. Then, digit on-line networks consisting of many of these digit on-line components are examined. Finally, two different network configurations are discussed and compared.

Original languageEnglish (US)
Pages (from-to)402-406
Number of pages5
JournalIEEE Transactions on Computers
VolumeC-32
Issue number4
DOIs
StatePublished - Apr 1983

Fingerprint

Digit
Processing
Computer architecture
Computer Architecture
Data Flow
Immediately
Logic
Configuration

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

Irwin, Mary Jane ; Owens, Robert Michael. / Fully Digit On-Line Networks. In: IEEE Transactions on Computers. 1983 ; Vol. C-32, No. 4. pp. 402-406.
@article{e5b60c9a0d604754b83c2a66a0860df7,
title = "Fully Digit On-Line Networks",
abstract = "Research in computer architecture in the last decade has been driven largely by the motivation to overcome the “von Neumann” bottleneck. This paper describes the design and use of one such architecture—fully digit on-line networks. First, digit on-line algorithms and processing are defined. The key advantage to digit on-line processing is that it allows a digit serial, most significant digit first, type of data flow. Processing of the most significant operand digits starts immediately and generation of the most significant result digits soon follows. The minimum set of primitive logic operations required to implement a digit on-line processing component in VLSI are outlined. Then, digit on-line networks consisting of many of these digit on-line components are examined. Finally, two different network configurations are discussed and compared.",
author = "Irwin, {Mary Jane} and Owens, {Robert Michael}",
year = "1983",
month = "4",
doi = "10.1109/TC.1983.1676243",
language = "English (US)",
volume = "C-32",
pages = "402--406",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "4",

}

Irwin, MJ & Owens, RM 1983, 'Fully Digit On-Line Networks', IEEE Transactions on Computers, vol. C-32, no. 4, pp. 402-406. https://doi.org/10.1109/TC.1983.1676243

Fully Digit On-Line Networks. / Irwin, Mary Jane; Owens, Robert Michael.

In: IEEE Transactions on Computers, Vol. C-32, No. 4, 04.1983, p. 402-406.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Fully Digit On-Line Networks

AU - Irwin, Mary Jane

AU - Owens, Robert Michael

PY - 1983/4

Y1 - 1983/4

N2 - Research in computer architecture in the last decade has been driven largely by the motivation to overcome the “von Neumann” bottleneck. This paper describes the design and use of one such architecture—fully digit on-line networks. First, digit on-line algorithms and processing are defined. The key advantage to digit on-line processing is that it allows a digit serial, most significant digit first, type of data flow. Processing of the most significant operand digits starts immediately and generation of the most significant result digits soon follows. The minimum set of primitive logic operations required to implement a digit on-line processing component in VLSI are outlined. Then, digit on-line networks consisting of many of these digit on-line components are examined. Finally, two different network configurations are discussed and compared.

AB - Research in computer architecture in the last decade has been driven largely by the motivation to overcome the “von Neumann” bottleneck. This paper describes the design and use of one such architecture—fully digit on-line networks. First, digit on-line algorithms and processing are defined. The key advantage to digit on-line processing is that it allows a digit serial, most significant digit first, type of data flow. Processing of the most significant operand digits starts immediately and generation of the most significant result digits soon follows. The minimum set of primitive logic operations required to implement a digit on-line processing component in VLSI are outlined. Then, digit on-line networks consisting of many of these digit on-line components are examined. Finally, two different network configurations are discussed and compared.

UR - http://www.scopus.com/inward/record.url?scp=0020735932&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0020735932&partnerID=8YFLogxK

U2 - 10.1109/TC.1983.1676243

DO - 10.1109/TC.1983.1676243

M3 - Article

AN - SCOPUS:0020735932

VL - C-32

SP - 402

EP - 406

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 4

ER -