Fully digit on-line networks

Mary Jane Irwin, Robert Michael Owens

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

Research in computer architecture in the last decade has been driven largely by the motivation to overcome the "von Neumann" bottleneck. This paper describes the design and use of one such architecture-fully digit on-line networks. First, digit on-line algorithms and processing are defined. The key advantage to digit on-line processing is that it allows a digit serial, most significant digit first, type of data flow. Processing of the most significant operand digits starts immediately and generation of the most significant result digits soon follows. The minimum set of primitive logic operations required to implement a digit on-line processing component in VLSI are outlined. Then, digit on-line networks consisting of many of these digit on-line components are examined. Finally, two different network configurations are discussed and compared.

Original languageEnglish (US)
Title of host publicationComputer Arithmetic
Subtitle of host publicationVolume II
PublisherWorld Scientific Publishing Co.
Pages91-94
Number of pages4
ISBN (Electronic)9789814641470
ISBN (Print)9789814641463
DOIs
StatePublished - Jan 1 2015

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Engineering(all)
  • Mathematics(all)

Fingerprint Dive into the research topics of 'Fully digit on-line networks'. Together they form a unique fingerprint.

  • Cite this

    Irwin, M. J., & Owens, R. M. (2015). Fully digit on-line networks. In Computer Arithmetic: Volume II (pp. 91-94). World Scientific Publishing Co.. https://doi.org/10.1142/9789814641470