Future cache design using STT MRAMs for improved energy efficiency: Devices, circuits and architecture

Sang Phill Park, Sumeet Gupta, Niladri Mojumder, Anand Raghunathan, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

69 Scopus citations

Fingerprint Dive into the research topics of 'Future cache design using STT MRAMs for improved energy efficiency: Devices, circuits and architecture'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science