High-speed simulation for neuron system base on FPGA

Ronghua Zhang, Jiang Wang, Shuangshuang Li, Yanqiu Che

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Method for neuromorphic hardware implementing base on FPGA is researched. The concept of pipeline operator and pipeline model, which can supply a mathematical deduction for realizing the single-core multi-model, is defined. A realization of Morris-Lecar neural model with 12 stages pipeline is accomplished, and the code is embedded into the "Digital Neuromorphic Hardware Platform". Error analysis for the result has been done in this paper.

Original languageEnglish (US)
Title of host publicationProceedings of the 29th Chinese Control Conference, CCC'10
Pages5500-5504
Number of pages5
StatePublished - Dec 22 2010
Event29th Chinese Control Conference, CCC'10 - Beijing, China
Duration: Jul 29 2010Jul 31 2010

Other

Other29th Chinese Control Conference, CCC'10
CountryChina
CityBeijing
Period7/29/107/31/10

Fingerprint

Neurons
Field programmable gate arrays (FPGA)
Pipelines
Error analysis
Computer hardware
Hardware

All Science Journal Classification (ASJC) codes

  • Control and Systems Engineering

Cite this

Zhang, R., Wang, J., Li, S., & Che, Y. (2010). High-speed simulation for neuron system base on FPGA. In Proceedings of the 29th Chinese Control Conference, CCC'10 (pp. 5500-5504). [5572365]
Zhang, Ronghua ; Wang, Jiang ; Li, Shuangshuang ; Che, Yanqiu. / High-speed simulation for neuron system base on FPGA. Proceedings of the 29th Chinese Control Conference, CCC'10. 2010. pp. 5500-5504
@inproceedings{2a99f5b759134756816dc8cba9e4f26b,
title = "High-speed simulation for neuron system base on FPGA",
abstract = "Method for neuromorphic hardware implementing base on FPGA is researched. The concept of pipeline operator and pipeline model, which can supply a mathematical deduction for realizing the single-core multi-model, is defined. A realization of Morris-Lecar neural model with 12 stages pipeline is accomplished, and the code is embedded into the {"}Digital Neuromorphic Hardware Platform{"}. Error analysis for the result has been done in this paper.",
author = "Ronghua Zhang and Jiang Wang and Shuangshuang Li and Yanqiu Che",
year = "2010",
month = "12",
day = "22",
language = "English (US)",
isbn = "9787894631046",
pages = "5500--5504",
booktitle = "Proceedings of the 29th Chinese Control Conference, CCC'10",

}

Zhang, R, Wang, J, Li, S & Che, Y 2010, High-speed simulation for neuron system base on FPGA. in Proceedings of the 29th Chinese Control Conference, CCC'10., 5572365, pp. 5500-5504, 29th Chinese Control Conference, CCC'10, Beijing, China, 7/29/10.

High-speed simulation for neuron system base on FPGA. / Zhang, Ronghua; Wang, Jiang; Li, Shuangshuang; Che, Yanqiu.

Proceedings of the 29th Chinese Control Conference, CCC'10. 2010. p. 5500-5504 5572365.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - High-speed simulation for neuron system base on FPGA

AU - Zhang, Ronghua

AU - Wang, Jiang

AU - Li, Shuangshuang

AU - Che, Yanqiu

PY - 2010/12/22

Y1 - 2010/12/22

N2 - Method for neuromorphic hardware implementing base on FPGA is researched. The concept of pipeline operator and pipeline model, which can supply a mathematical deduction for realizing the single-core multi-model, is defined. A realization of Morris-Lecar neural model with 12 stages pipeline is accomplished, and the code is embedded into the "Digital Neuromorphic Hardware Platform". Error analysis for the result has been done in this paper.

AB - Method for neuromorphic hardware implementing base on FPGA is researched. The concept of pipeline operator and pipeline model, which can supply a mathematical deduction for realizing the single-core multi-model, is defined. A realization of Morris-Lecar neural model with 12 stages pipeline is accomplished, and the code is embedded into the "Digital Neuromorphic Hardware Platform". Error analysis for the result has been done in this paper.

UR - http://www.scopus.com/inward/record.url?scp=78650254105&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650254105&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9787894631046

SP - 5500

EP - 5504

BT - Proceedings of the 29th Chinese Control Conference, CCC'10

ER -

Zhang R, Wang J, Li S, Che Y. High-speed simulation for neuron system base on FPGA. In Proceedings of the 29th Chinese Control Conference, CCC'10. 2010. p. 5500-5504. 5572365