High-throughput and low-power DSP using clocked-CMOS circuitry

Manjit Borah, Robert Michael Owens, Mary Jane Irwin

Research output: Contribution to conferencePaper

4 Scopus citations

Abstract

We argue that the clocked-CMOS (C2MOS) circuit family provides a very high throughput and low power alternative to other existing circuit techniques for the fast developing market of portable electronics. By the virtue of self latching gates allowing very fine-grained pipelining, avoidance of precharge and short circuit power consumption, the C2MOS circuit offers very good power-delay efficiency. We support our claims through the design of an 8-bit unsigned binary multiplier with pipelining at the gate level which can produce 500 million multiplications per second consuming only 0.8 W power using 1.0 micron technology and 3.3 V power supply. By comparison the fastest previously existing pipelined multiplier has a throughput rate of 400 million multiplications per second consuming 0.8 W power at 0.8 micron technology, 5 V, using wave-pipelining.

Original languageEnglish (US)
Pages139-144
Number of pages6
DOIs
StatePublished - 1995
EventProceedings of the 1995 International Symposium on Low Power Design - Dana Point, CA, USA
Duration: Apr 23 1995Apr 26 1995

Conference

ConferenceProceedings of the 1995 International Symposium on Low Power Design
CityDana Point, CA, USA
Period4/23/954/26/95

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'High-throughput and low-power DSP using clocked-CMOS circuitry'. Together they form a unique fingerprint.

  • Cite this

    Borah, M., Owens, R. M., & Irwin, M. J. (1995). High-throughput and low-power DSP using clocked-CMOS circuitry. 139-144. Paper presented at Proceedings of the 1995 International Symposium on Low Power Design, Dana Point, CA, USA, . https://doi.org/10.1145/224081.224106