IMC-SORT: In-memory parallel sorting architecture using hybrid memory cube

Zheyu Li, Nagadastagiri Challapalle, Akshay Krishna Ramanathan, Vijaykrishnan Narayanan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Processing-in-memory (PIM) architectures have gained significant importance as an alternative paradigm to the von-Neumann architectures to alleviate the memory wall and technology scaling problems. PIM architectures have achieved significant latency and energy consumption improvements for various emerging and widely used workloads such as deep neural networks, graph analytics, databases and computational genomics. In this work, we propose IMC-Sort, an in-memory parallel sorting architecture using the hybrid memory cube (HMC) for accelerating the sort workloads. Sort is one of the fundamental and widely used algorithm in various applications such as databases, networking, and data analytics. IMC-Sort architecture augments the hybrid memory cube memory system by incorporating custom sorting network at each of the HMC vault's logic layer. IMC-Sort uses optimized folded Bitonic sort and merge network to sort input sequences of arbitrary length at each vault and optimized address mapping mechanism to distribute the input data across HMC vaults. Merging of the sorted results across individual vaults is also performed using the vault's sorting network by communicating with other vaults through the HMC's crossbar network. Overall, IMC-Sort achieves 16.8×, 1.1× speedup and 375.5×, 13.6× savings in energy consumption compared to the widely used CPU implementation and state-of-the-art near memory custom sort accelerator respectively.

Original languageEnglish (US)
Title of host publicationGLSVLSI 2020 - Proceedings of the 2020 Great Lakes Symposium on VLSI
PublisherAssociation for Computing Machinery
Pages45-50
Number of pages6
ISBN (Electronic)9781450379441
DOIs
StatePublished - Sep 7 2020
Event30th Great Lakes Symposium on VLSI, GLSVLSI 2020 - Virtual, Online, China
Duration: Sep 7 2020Sep 9 2020

Publication series

NameProceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Conference

Conference30th Great Lakes Symposium on VLSI, GLSVLSI 2020
CountryChina
CityVirtual, Online
Period9/7/209/9/20

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'IMC-SORT: In-memory parallel sorting architecture using hybrid memory cube'. Together they form a unique fingerprint.

Cite this