Impact of data transformations on memory bank locality

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

High-energy consumption presents a problem for sustainable clock frequency and deliverable performance. In particular, memory energy consumption of array-intensive applications can be overwhelming due to poor cache locality. One option for reducing memory energy is to adopt a banked memory architecture, where memory space is divided into banks and each bank can be powered down if it is not in active use. An important issue here is the bank access pattern, which determines opportunities for saving energy. In this paper, we present a compiler-based data layout transformation strategy for increasing the effectiveness of a banked memory architecture. The idea is to transform the array layouts in memory in such a way that two loop iterations executed one after another access the data.in the same bank as much as possible; the remaining banks can be placed into a low-power mode. Our simulation-based experiments with nine array-intensive applications show significant savings in memory energy consumption.

Original languageEnglish (US)
Title of host publicationProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04
EditorsG. Gielen, J. Figueras
Pages506-511
Number of pages6
DOIs
StatePublished - Jul 12 2004
EventProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04 - Paris, France
Duration: Feb 16 2004Feb 20 2004

Publication series

NameProceedings - Design, Automation and Test in Europe Conference and Exhibition
Volume1

Other

OtherProceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04
CountryFrance
CityParis
Period2/16/042/20/04

Fingerprint

Data storage equipment
Memory architecture
Energy utilization
Clocks
Energy conservation
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Kandemir, M. (2004). Impact of data transformations on memory bank locality. In G. Gielen, & J. Figueras (Eds.), Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04 (pp. 506-511). (Proceedings - Design, Automation and Test in Europe Conference and Exhibition; Vol. 1). https://doi.org/10.1109/DATE.2004.1268896
Kandemir, M. / Impact of data transformations on memory bank locality. Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04. editor / G. Gielen ; J. Figueras. 2004. pp. 506-511 (Proceedings - Design, Automation and Test in Europe Conference and Exhibition).
@inproceedings{9ebe855034b9442b999a956eb3c081e6,
title = "Impact of data transformations on memory bank locality",
abstract = "High-energy consumption presents a problem for sustainable clock frequency and deliverable performance. In particular, memory energy consumption of array-intensive applications can be overwhelming due to poor cache locality. One option for reducing memory energy is to adopt a banked memory architecture, where memory space is divided into banks and each bank can be powered down if it is not in active use. An important issue here is the bank access pattern, which determines opportunities for saving energy. In this paper, we present a compiler-based data layout transformation strategy for increasing the effectiveness of a banked memory architecture. The idea is to transform the array layouts in memory in such a way that two loop iterations executed one after another access the data.in the same bank as much as possible; the remaining banks can be placed into a low-power mode. Our simulation-based experiments with nine array-intensive applications show significant savings in memory energy consumption.",
author = "M. Kandemir",
year = "2004",
month = "7",
day = "12",
doi = "10.1109/DATE.2004.1268896",
language = "English (US)",
isbn = "0769520855",
series = "Proceedings - Design, Automation and Test in Europe Conference and Exhibition",
pages = "506--511",
editor = "G. Gielen and J. Figueras",
booktitle = "Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04",

}

Kandemir, M 2004, Impact of data transformations on memory bank locality. in G Gielen & J Figueras (eds), Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04. Proceedings - Design, Automation and Test in Europe Conference and Exhibition, vol. 1, pp. 506-511, Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04, Paris, France, 2/16/04. https://doi.org/10.1109/DATE.2004.1268896

Impact of data transformations on memory bank locality. / Kandemir, M.

Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04. ed. / G. Gielen; J. Figueras. 2004. p. 506-511 (Proceedings - Design, Automation and Test in Europe Conference and Exhibition; Vol. 1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Impact of data transformations on memory bank locality

AU - Kandemir, M.

PY - 2004/7/12

Y1 - 2004/7/12

N2 - High-energy consumption presents a problem for sustainable clock frequency and deliverable performance. In particular, memory energy consumption of array-intensive applications can be overwhelming due to poor cache locality. One option for reducing memory energy is to adopt a banked memory architecture, where memory space is divided into banks and each bank can be powered down if it is not in active use. An important issue here is the bank access pattern, which determines opportunities for saving energy. In this paper, we present a compiler-based data layout transformation strategy for increasing the effectiveness of a banked memory architecture. The idea is to transform the array layouts in memory in such a way that two loop iterations executed one after another access the data.in the same bank as much as possible; the remaining banks can be placed into a low-power mode. Our simulation-based experiments with nine array-intensive applications show significant savings in memory energy consumption.

AB - High-energy consumption presents a problem for sustainable clock frequency and deliverable performance. In particular, memory energy consumption of array-intensive applications can be overwhelming due to poor cache locality. One option for reducing memory energy is to adopt a banked memory architecture, where memory space is divided into banks and each bank can be powered down if it is not in active use. An important issue here is the bank access pattern, which determines opportunities for saving energy. In this paper, we present a compiler-based data layout transformation strategy for increasing the effectiveness of a banked memory architecture. The idea is to transform the array layouts in memory in such a way that two loop iterations executed one after another access the data.in the same bank as much as possible; the remaining banks can be placed into a low-power mode. Our simulation-based experiments with nine array-intensive applications show significant savings in memory energy consumption.

UR - http://www.scopus.com/inward/record.url?scp=3042660486&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=3042660486&partnerID=8YFLogxK

U2 - 10.1109/DATE.2004.1268896

DO - 10.1109/DATE.2004.1268896

M3 - Conference contribution

AN - SCOPUS:3042660486

SN - 0769520855

SN - 9780769520858

T3 - Proceedings - Design, Automation and Test in Europe Conference and Exhibition

SP - 506

EP - 511

BT - Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04

A2 - Gielen, G.

A2 - Figueras, J.

ER -

Kandemir M. Impact of data transformations on memory bank locality. In Gielen G, Figueras J, editors, Proceedings - Design, Automation and Test in Europe Conference and Exhibition, DATE 04. 2004. p. 506-511. (Proceedings - Design, Automation and Test in Europe Conference and Exhibition). https://doi.org/10.1109/DATE.2004.1268896