Impact of Polysilicon Dry Etching on 0.5 µm NMOS Transistor Performance: The Presence of Both Plasma Bombardment Damage and Plasma Charging Damage

Tieer Gu, M. Okandan, O. O. Awadelkarim, S. J. Fonash, P. Aum, Y. D. Chan

Research output: Contribution to journalArticle

31 Citations (Scopus)

Abstract

Two types of damage mechanisms resulting from polysilicon gate dry etching are identified in 0.5 µm NMOS transistors. One type of damage is found to be active even after full processing and to result in positive charge at the edge of the gate oxide. It is found to have no correlation with polysilicon antenna ratio and to be attributable to direct plasma bombardment. The other type of damage is found to be passivated after full processing but it is activated by electrical stress. After activation, this damage is an increasing function of polysilicon antenna ratio as well as overetch percentage. This second type of damage is attributable to plasma charging.

Original languageEnglish (US)
Pages (from-to)48-50
Number of pages3
JournalIEEE Electron Device Letters
Volume15
Issue number2
DOIs
StatePublished - Feb 1994

Fingerprint

Dry etching
Polysilicon
Transistors
Plasmas
Antennas
Processing
Oxides
Chemical activation

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

@article{649e98a5f7fd46e995e4a2d241e3ec2f,
title = "Impact of Polysilicon Dry Etching on 0.5 µm NMOS Transistor Performance: The Presence of Both Plasma Bombardment Damage and Plasma Charging Damage",
abstract = "Two types of damage mechanisms resulting from polysilicon gate dry etching are identified in 0.5 µm NMOS transistors. One type of damage is found to be active even after full processing and to result in positive charge at the edge of the gate oxide. It is found to have no correlation with polysilicon antenna ratio and to be attributable to direct plasma bombardment. The other type of damage is found to be passivated after full processing but it is activated by electrical stress. After activation, this damage is an increasing function of polysilicon antenna ratio as well as overetch percentage. This second type of damage is attributable to plasma charging.",
author = "Tieer Gu and M. Okandan and Awadelkarim, {O. O.} and Fonash, {S. J.} and P. Aum and Chan, {Y. D.}",
year = "1994",
month = "2",
doi = "10.1109/55.285377",
language = "English (US)",
volume = "15",
pages = "48--50",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

Impact of Polysilicon Dry Etching on 0.5 µm NMOS Transistor Performance : The Presence of Both Plasma Bombardment Damage and Plasma Charging Damage. / Gu, Tieer; Okandan, M.; Awadelkarim, O. O.; Fonash, S. J.; Aum, P.; Chan, Y. D.

In: IEEE Electron Device Letters, Vol. 15, No. 2, 02.1994, p. 48-50.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Impact of Polysilicon Dry Etching on 0.5 µm NMOS Transistor Performance

T2 - The Presence of Both Plasma Bombardment Damage and Plasma Charging Damage

AU - Gu, Tieer

AU - Okandan, M.

AU - Awadelkarim, O. O.

AU - Fonash, S. J.

AU - Aum, P.

AU - Chan, Y. D.

PY - 1994/2

Y1 - 1994/2

N2 - Two types of damage mechanisms resulting from polysilicon gate dry etching are identified in 0.5 µm NMOS transistors. One type of damage is found to be active even after full processing and to result in positive charge at the edge of the gate oxide. It is found to have no correlation with polysilicon antenna ratio and to be attributable to direct plasma bombardment. The other type of damage is found to be passivated after full processing but it is activated by electrical stress. After activation, this damage is an increasing function of polysilicon antenna ratio as well as overetch percentage. This second type of damage is attributable to plasma charging.

AB - Two types of damage mechanisms resulting from polysilicon gate dry etching are identified in 0.5 µm NMOS transistors. One type of damage is found to be active even after full processing and to result in positive charge at the edge of the gate oxide. It is found to have no correlation with polysilicon antenna ratio and to be attributable to direct plasma bombardment. The other type of damage is found to be passivated after full processing but it is activated by electrical stress. After activation, this damage is an increasing function of polysilicon antenna ratio as well as overetch percentage. This second type of damage is attributable to plasma charging.

UR - http://www.scopus.com/inward/record.url?scp=0028381753&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028381753&partnerID=8YFLogxK

U2 - 10.1109/55.285377

DO - 10.1109/55.285377

M3 - Article

AN - SCOPUS:0028381753

VL - 15

SP - 48

EP - 50

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 2

ER -