Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores

Karthik Swaminathan, Emre Kultursay, Vinay Saripalli, Vijaykrishnan Narayanan, Mahmut Kandemir, Suman Datta

Research output: Chapter in Book/Report/Conference proceedingConference contribution

22 Citations (Scopus)

Abstract

Energy-Delay-Product-aware DVFS is a widely-used technique that improves energy efficiency by dynamically adjusting the frequencies of cores. Further, for multithreaded applications, barrier-aware DVFS is a method that can dynamically tune the frequencies of cores to reduce barrier stall times and achieve higher energy efficiency. In both forms of DVFS, frequencies of cores are reduced from the maximum value to achieve better energy efficiency. TFET devices operate at energy efficiencies that cannot be achieved by CMOS devices. This advantage of TFET devices can be exploited in the context of multicore processors by replacing some of the CMOS cores with energy efficient TFET alternatives. However, the energy benefits of TFET devices are observed at relatively lower voltages, which results in a degradation in performance due to executing at lower frequencies. Although applications cannot be limited to run always at such lower frequencies, it can be significantly beneficial from an energy efficiency perspective to make use of energy efficient TFET cores during the times applications spend at these frequencies. In this paper, we show that due to EDP-aware DVFS and barrier-aware DVFS, multithreaded applications run for a significant portion of their execution time at frequencies at which TFET cores are more energy efficient. We further show that, at those frequencies, dynamically migrating threads to TFET cores can achieve average leakage and dynamic energy savings of 30% and 17%, respectively, with a performance degradation of less than 1%.

Original languageEnglish (US)
Title of host publicationIEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
Pages247-252
Number of pages6
DOIs
StatePublished - Sep 19 2011
Event17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 - Fukuoka, Japan
Duration: Aug 1 2011Aug 3 2011

Other

Other17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011
CountryJapan
CityFukuoka
Period8/1/118/3/11

Fingerprint

Energy efficiency
Degradation
Energy conservation
Electric potential

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Swaminathan, K., Kultursay, E., Saripalli, V., Narayanan, V., Kandemir, M., & Datta, S. (2011). Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores. In IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011 (pp. 247-252). [5993644] https://doi.org/10.1109/ISLPED.2011.5993644
Swaminathan, Karthik ; Kultursay, Emre ; Saripalli, Vinay ; Narayanan, Vijaykrishnan ; Kandemir, Mahmut ; Datta, Suman. / Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores. IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011. 2011. pp. 247-252
@inproceedings{323bbe530a1c4b57acede49c734d7b25,
title = "Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores",
abstract = "Energy-Delay-Product-aware DVFS is a widely-used technique that improves energy efficiency by dynamically adjusting the frequencies of cores. Further, for multithreaded applications, barrier-aware DVFS is a method that can dynamically tune the frequencies of cores to reduce barrier stall times and achieve higher energy efficiency. In both forms of DVFS, frequencies of cores are reduced from the maximum value to achieve better energy efficiency. TFET devices operate at energy efficiencies that cannot be achieved by CMOS devices. This advantage of TFET devices can be exploited in the context of multicore processors by replacing some of the CMOS cores with energy efficient TFET alternatives. However, the energy benefits of TFET devices are observed at relatively lower voltages, which results in a degradation in performance due to executing at lower frequencies. Although applications cannot be limited to run always at such lower frequencies, it can be significantly beneficial from an energy efficiency perspective to make use of energy efficient TFET cores during the times applications spend at these frequencies. In this paper, we show that due to EDP-aware DVFS and barrier-aware DVFS, multithreaded applications run for a significant portion of their execution time at frequencies at which TFET cores are more energy efficient. We further show that, at those frequencies, dynamically migrating threads to TFET cores can achieve average leakage and dynamic energy savings of 30{\%} and 17{\%}, respectively, with a performance degradation of less than 1{\%}.",
author = "Karthik Swaminathan and Emre Kultursay and Vinay Saripalli and Vijaykrishnan Narayanan and Mahmut Kandemir and Suman Datta",
year = "2011",
month = "9",
day = "19",
doi = "10.1109/ISLPED.2011.5993644",
language = "English (US)",
isbn = "9781612846590",
pages = "247--252",
booktitle = "IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011",

}

Swaminathan, K, Kultursay, E, Saripalli, V, Narayanan, V, Kandemir, M & Datta, S 2011, Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores. in IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011., 5993644, pp. 247-252, 17th IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011, Fukuoka, Japan, 8/1/11. https://doi.org/10.1109/ISLPED.2011.5993644

Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores. / Swaminathan, Karthik; Kultursay, Emre; Saripalli, Vinay; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Datta, Suman.

IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011. 2011. p. 247-252 5993644.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores

AU - Swaminathan, Karthik

AU - Kultursay, Emre

AU - Saripalli, Vinay

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Datta, Suman

PY - 2011/9/19

Y1 - 2011/9/19

N2 - Energy-Delay-Product-aware DVFS is a widely-used technique that improves energy efficiency by dynamically adjusting the frequencies of cores. Further, for multithreaded applications, barrier-aware DVFS is a method that can dynamically tune the frequencies of cores to reduce barrier stall times and achieve higher energy efficiency. In both forms of DVFS, frequencies of cores are reduced from the maximum value to achieve better energy efficiency. TFET devices operate at energy efficiencies that cannot be achieved by CMOS devices. This advantage of TFET devices can be exploited in the context of multicore processors by replacing some of the CMOS cores with energy efficient TFET alternatives. However, the energy benefits of TFET devices are observed at relatively lower voltages, which results in a degradation in performance due to executing at lower frequencies. Although applications cannot be limited to run always at such lower frequencies, it can be significantly beneficial from an energy efficiency perspective to make use of energy efficient TFET cores during the times applications spend at these frequencies. In this paper, we show that due to EDP-aware DVFS and barrier-aware DVFS, multithreaded applications run for a significant portion of their execution time at frequencies at which TFET cores are more energy efficient. We further show that, at those frequencies, dynamically migrating threads to TFET cores can achieve average leakage and dynamic energy savings of 30% and 17%, respectively, with a performance degradation of less than 1%.

AB - Energy-Delay-Product-aware DVFS is a widely-used technique that improves energy efficiency by dynamically adjusting the frequencies of cores. Further, for multithreaded applications, barrier-aware DVFS is a method that can dynamically tune the frequencies of cores to reduce barrier stall times and achieve higher energy efficiency. In both forms of DVFS, frequencies of cores are reduced from the maximum value to achieve better energy efficiency. TFET devices operate at energy efficiencies that cannot be achieved by CMOS devices. This advantage of TFET devices can be exploited in the context of multicore processors by replacing some of the CMOS cores with energy efficient TFET alternatives. However, the energy benefits of TFET devices are observed at relatively lower voltages, which results in a degradation in performance due to executing at lower frequencies. Although applications cannot be limited to run always at such lower frequencies, it can be significantly beneficial from an energy efficiency perspective to make use of energy efficient TFET cores during the times applications spend at these frequencies. In this paper, we show that due to EDP-aware DVFS and barrier-aware DVFS, multithreaded applications run for a significant portion of their execution time at frequencies at which TFET cores are more energy efficient. We further show that, at those frequencies, dynamically migrating threads to TFET cores can achieve average leakage and dynamic energy savings of 30% and 17%, respectively, with a performance degradation of less than 1%.

UR - http://www.scopus.com/inward/record.url?scp=80052737701&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80052737701&partnerID=8YFLogxK

U2 - 10.1109/ISLPED.2011.5993644

DO - 10.1109/ISLPED.2011.5993644

M3 - Conference contribution

SN - 9781612846590

SP - 247

EP - 252

BT - IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011

ER -

Swaminathan K, Kultursay E, Saripalli V, Narayanan V, Kandemir M, Datta S. Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores. In IEEE/ACM International Symposium on Low Power Electronics and Design, ISLPED 2011. 2011. p. 247-252. 5993644 https://doi.org/10.1109/ISLPED.2011.5993644