Improving offset assignment for embedded processors

Sunil Atri, J. Ramanujam, Mahmut Kandemir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Scopus citations

Abstract

Embedded systems consisting of the application program ROM, RAM, the embedded processor core, and any custom hardware on a single wafer are becoming increasingly common in application domains such as signal processing. Given the rapid deployment of these systems, programming on such systems has shifted from assembly language to high-level languages such as C, C++, and Java. The processors used in such systems are usually targeted toward specific application domains, e.g., digital signal processing (DSP). As a result, these embedded processors include application-specific instruction sets, complex and irregular data paths, etc., thereby rendering code generation for these processors difficult. In this paper, we present new code optimization techniques for embedded fixed point DSP processors which have limited on-chip program ROM and include indirect addressing modes using post-increment and decrement operations. We present a heuristic to reduce code size by taking advantage of these addressing modes. Our solution aims at improving the offset assignment produced by Liao et al.’s solution. It finds a layout of variables in RAM, so that it is possible to subsume explicit address register manipulation instructions into other instructions as a post-increment or post-decrement operation. Experimental results show the effectiveness of our solution.

Original languageEnglish (US)
Title of host publicationLanguages and Compilers for Parallel Computing - 13th International Workshop, LCPC 2000, Revised Papers
EditorsJeanne Ferrante, Samuel P. Midkiff, Jose E. Moreira, Manish Gupta, Siddhartha Chatterjee, Jan Prins, William Pugh, Chau-Wen Tseng
PublisherSpringer Verlag
Pages158-172
Number of pages15
ISBN (Print)3540428623, 9783540455745
DOIs
StatePublished - Jan 1 2001
Event13th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2000 - Yorktown Heights, United States
Duration: Aug 10 2000Aug 12 2000

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume2017
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other13th International Workshop on Languages and Compilers for Parallel Computing, LCPC 2000
CountryUnited States
CityYorktown Heights
Period8/10/008/12/00

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint Dive into the research topics of 'Improving offset assignment for embedded processors'. Together they form a unique fingerprint.

  • Cite this

    Atri, S., Ramanujam, J., & Kandemir, M. (2001). Improving offset assignment for embedded processors. In J. Ferrante, S. P. Midkiff, J. E. Moreira, M. Gupta, S. Chatterjee, J. Prins, W. Pugh, & C-W. Tseng (Eds.), Languages and Compilers for Parallel Computing - 13th International Workshop, LCPC 2000, Revised Papers (pp. 158-172). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 2017). Springer Verlag. https://doi.org/10.1007/3-540-45574-4_11