Improving scratch-pad memory reliability through compiler-guided data block duplication

F. Li, G. Chen, Mahmut Kandemir, I. Kolcu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Abstract

Recent trends in embedded computing indicates an increasing use of scratch-pad memories (SPMs) as on-chip store for instructions and data. An important characteristic of these memory components is that they are managed by software, instead of hardware. Ever-scaling process technology and employment of several power-saving techniques in embedded systems (e.g., voltage scaling) make these systems particularly vulnerable to soft errors and other transient errors. Therefore, it is very important in practice to consider the impact of soft errors in SPMs. While it is possible to employ classical memory protection mechanisms such as parity checks and ECC, each of these has its drawbacks. Specifically, a pure parity-based protection cannot correct any errors, and ECCs can be an overkill in the normal operation state when no soft error is experienced. This paper proposes an alternate approach to protect SPMs against soft errors. The proposed approach is based on data block duplication under compiler control. More specifically, an optimizing compiler duplicates data blocks within the SPM and protects each data block by parity if such a duplication does not hurt performance. The goal of this scheme is to provide only parity protection for data blocks (and reduce the overheads at runtime when no error occurs) but correct errors using the duplicate (when an error occurs in the primary copy), provided that the duplicate is not corrupted.

Original languageEnglish (US)
Title of host publicationProceedings of theICCAD-2005
Subtitle of host publicationInternational Conference on Computer-Aided Design
Pages999-1002
Number of pages4
Volume2005
DOIs
StatePublished - Dec 1 2005
EventICCAD-2005: IEEE/ACM International Conference on Computer-Aided Design, 2005 - San Jose, CA, United States
Duration: Nov 6 2005Nov 10 2005

Other

OtherICCAD-2005: IEEE/ACM International Conference on Computer-Aided Design, 2005
CountryUnited States
CitySan Jose, CA
Period11/6/0511/10/05

Fingerprint

Data storage equipment
Embedded systems
Computer hardware

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Li, F., Chen, G., Kandemir, M., & Kolcu, I. (2005). Improving scratch-pad memory reliability through compiler-guided data block duplication. In Proceedings of theICCAD-2005: International Conference on Computer-Aided Design (Vol. 2005, pp. 999-1002). [1560208] https://doi.org/10.1109/ICCAD.2005.1560208
Li, F. ; Chen, G. ; Kandemir, Mahmut ; Kolcu, I. / Improving scratch-pad memory reliability through compiler-guided data block duplication. Proceedings of theICCAD-2005: International Conference on Computer-Aided Design. Vol. 2005 2005. pp. 999-1002
@inproceedings{77ff8ca37cc14514a8319dc8dcc9bab8,
title = "Improving scratch-pad memory reliability through compiler-guided data block duplication",
abstract = "Recent trends in embedded computing indicates an increasing use of scratch-pad memories (SPMs) as on-chip store for instructions and data. An important characteristic of these memory components is that they are managed by software, instead of hardware. Ever-scaling process technology and employment of several power-saving techniques in embedded systems (e.g., voltage scaling) make these systems particularly vulnerable to soft errors and other transient errors. Therefore, it is very important in practice to consider the impact of soft errors in SPMs. While it is possible to employ classical memory protection mechanisms such as parity checks and ECC, each of these has its drawbacks. Specifically, a pure parity-based protection cannot correct any errors, and ECCs can be an overkill in the normal operation state when no soft error is experienced. This paper proposes an alternate approach to protect SPMs against soft errors. The proposed approach is based on data block duplication under compiler control. More specifically, an optimizing compiler duplicates data blocks within the SPM and protects each data block by parity if such a duplication does not hurt performance. The goal of this scheme is to provide only parity protection for data blocks (and reduce the overheads at runtime when no error occurs) but correct errors using the duplicate (when an error occurs in the primary copy), provided that the duplicate is not corrupted.",
author = "F. Li and G. Chen and Mahmut Kandemir and I. Kolcu",
year = "2005",
month = "12",
day = "1",
doi = "10.1109/ICCAD.2005.1560208",
language = "English (US)",
isbn = "078039254X",
volume = "2005",
pages = "999--1002",
booktitle = "Proceedings of theICCAD-2005",

}

Li, F, Chen, G, Kandemir, M & Kolcu, I 2005, Improving scratch-pad memory reliability through compiler-guided data block duplication. in Proceedings of theICCAD-2005: International Conference on Computer-Aided Design. vol. 2005, 1560208, pp. 999-1002, ICCAD-2005: IEEE/ACM International Conference on Computer-Aided Design, 2005, San Jose, CA, United States, 11/6/05. https://doi.org/10.1109/ICCAD.2005.1560208

Improving scratch-pad memory reliability through compiler-guided data block duplication. / Li, F.; Chen, G.; Kandemir, Mahmut; Kolcu, I.

Proceedings of theICCAD-2005: International Conference on Computer-Aided Design. Vol. 2005 2005. p. 999-1002 1560208.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Improving scratch-pad memory reliability through compiler-guided data block duplication

AU - Li, F.

AU - Chen, G.

AU - Kandemir, Mahmut

AU - Kolcu, I.

PY - 2005/12/1

Y1 - 2005/12/1

N2 - Recent trends in embedded computing indicates an increasing use of scratch-pad memories (SPMs) as on-chip store for instructions and data. An important characteristic of these memory components is that they are managed by software, instead of hardware. Ever-scaling process technology and employment of several power-saving techniques in embedded systems (e.g., voltage scaling) make these systems particularly vulnerable to soft errors and other transient errors. Therefore, it is very important in practice to consider the impact of soft errors in SPMs. While it is possible to employ classical memory protection mechanisms such as parity checks and ECC, each of these has its drawbacks. Specifically, a pure parity-based protection cannot correct any errors, and ECCs can be an overkill in the normal operation state when no soft error is experienced. This paper proposes an alternate approach to protect SPMs against soft errors. The proposed approach is based on data block duplication under compiler control. More specifically, an optimizing compiler duplicates data blocks within the SPM and protects each data block by parity if such a duplication does not hurt performance. The goal of this scheme is to provide only parity protection for data blocks (and reduce the overheads at runtime when no error occurs) but correct errors using the duplicate (when an error occurs in the primary copy), provided that the duplicate is not corrupted.

AB - Recent trends in embedded computing indicates an increasing use of scratch-pad memories (SPMs) as on-chip store for instructions and data. An important characteristic of these memory components is that they are managed by software, instead of hardware. Ever-scaling process technology and employment of several power-saving techniques in embedded systems (e.g., voltage scaling) make these systems particularly vulnerable to soft errors and other transient errors. Therefore, it is very important in practice to consider the impact of soft errors in SPMs. While it is possible to employ classical memory protection mechanisms such as parity checks and ECC, each of these has its drawbacks. Specifically, a pure parity-based protection cannot correct any errors, and ECCs can be an overkill in the normal operation state when no soft error is experienced. This paper proposes an alternate approach to protect SPMs against soft errors. The proposed approach is based on data block duplication under compiler control. More specifically, an optimizing compiler duplicates data blocks within the SPM and protects each data block by parity if such a duplication does not hurt performance. The goal of this scheme is to provide only parity protection for data blocks (and reduce the overheads at runtime when no error occurs) but correct errors using the duplicate (when an error occurs in the primary copy), provided that the duplicate is not corrupted.

UR - http://www.scopus.com/inward/record.url?scp=33751396173&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33751396173&partnerID=8YFLogxK

U2 - 10.1109/ICCAD.2005.1560208

DO - 10.1109/ICCAD.2005.1560208

M3 - Conference contribution

SN - 078039254X

SN - 9780780392540

VL - 2005

SP - 999

EP - 1002

BT - Proceedings of theICCAD-2005

ER -

Li F, Chen G, Kandemir M, Kolcu I. Improving scratch-pad memory reliability through compiler-guided data block duplication. In Proceedings of theICCAD-2005: International Conference on Computer-Aided Design. Vol. 2005. 2005. p. 999-1002. 1560208 https://doi.org/10.1109/ICCAD.2005.1560208