Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression

Ozcan Ozturk, Mahmut Kandemir, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Minimizing the number of off-chip memory references is very important in chip multiprocessors from both the performance and power perspectives. To achieve this the distance between successive reuses of the same data block must be reduced. However, this may not be possible in many cases due to data dependences between computations assigned to different processors. This paper focuses on software-managed on-chip memory space utilization for embedded chip multiprocessors and proposes a compression-based approach to reduce the memory space occupied by data blocks with large inter-processor reuse distances. The proposed approach has two major components: a compiler and an ILP (integer linear programming) solver. The compiler's job is to analyze the application code and extract information on data access patterns. This access pattern information is then passed to our ILP solver, which determines the data blocks to compress/decompress and the times (the program points) at which to compress/decompress them. We tested the effectiveness of this ILP based approach using access patterns extracted by our compiler from application codes. Our experimental results reveal that the proposed approach is very effective in reducing power consumption. Moreover, it leads to a lower energy consumption than an alternate scheme evaluated in our experiments for all the test cases studied.

Original languageEnglish (US)
Title of host publicationCODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis
Pages87-92
Number of pages6
StatePublished - Nov 11 2005
Event3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis CODES+ISSS 2005 - Jersey City, NJ, United States
Duration: Sep 18 2005Sep 21 2005

Publication series

NameCODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Other

Other3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis CODES+ISSS 2005
CountryUnited States
CityJersey City, NJ
Period9/18/059/21/05

Fingerprint

Data compression
Linear programming
Data storage equipment
Electric power utilization
Energy utilization
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Ozturk, O., Kandemir, M., & Irwin, M. J. (2005). Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression. In CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis (pp. 87-92). (CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis).
Ozturk, Ozcan ; Kandemir, Mahmut ; Irwin, Mary Jane. / Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression. CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis. 2005. pp. 87-92 (CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis).
@inproceedings{d856d00a9fb54771a39172c28b9c7a05,
title = "Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression",
abstract = "Minimizing the number of off-chip memory references is very important in chip multiprocessors from both the performance and power perspectives. To achieve this the distance between successive reuses of the same data block must be reduced. However, this may not be possible in many cases due to data dependences between computations assigned to different processors. This paper focuses on software-managed on-chip memory space utilization for embedded chip multiprocessors and proposes a compression-based approach to reduce the memory space occupied by data blocks with large inter-processor reuse distances. The proposed approach has two major components: a compiler and an ILP (integer linear programming) solver. The compiler's job is to analyze the application code and extract information on data access patterns. This access pattern information is then passed to our ILP solver, which determines the data blocks to compress/decompress and the times (the program points) at which to compress/decompress them. We tested the effectiveness of this ILP based approach using access patterns extracted by our compiler from application codes. Our experimental results reveal that the proposed approach is very effective in reducing power consumption. Moreover, it leads to a lower energy consumption than an alternate scheme evaluated in our experiments for all the test cases studied.",
author = "Ozcan Ozturk and Mahmut Kandemir and Irwin, {Mary Jane}",
year = "2005",
month = "11",
day = "11",
language = "English (US)",
isbn = "1595931619",
series = "CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis",
pages = "87--92",
booktitle = "CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis",

}

Ozturk, O, Kandemir, M & Irwin, MJ 2005, Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression. in CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis. CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis, pp. 87-92, 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis CODES+ISSS 2005, Jersey City, NJ, United States, 9/18/05.

Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression. / Ozturk, Ozcan; Kandemir, Mahmut; Irwin, Mary Jane.

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis. 2005. p. 87-92 (CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression

AU - Ozturk, Ozcan

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

PY - 2005/11/11

Y1 - 2005/11/11

N2 - Minimizing the number of off-chip memory references is very important in chip multiprocessors from both the performance and power perspectives. To achieve this the distance between successive reuses of the same data block must be reduced. However, this may not be possible in many cases due to data dependences between computations assigned to different processors. This paper focuses on software-managed on-chip memory space utilization for embedded chip multiprocessors and proposes a compression-based approach to reduce the memory space occupied by data blocks with large inter-processor reuse distances. The proposed approach has two major components: a compiler and an ILP (integer linear programming) solver. The compiler's job is to analyze the application code and extract information on data access patterns. This access pattern information is then passed to our ILP solver, which determines the data blocks to compress/decompress and the times (the program points) at which to compress/decompress them. We tested the effectiveness of this ILP based approach using access patterns extracted by our compiler from application codes. Our experimental results reveal that the proposed approach is very effective in reducing power consumption. Moreover, it leads to a lower energy consumption than an alternate scheme evaluated in our experiments for all the test cases studied.

AB - Minimizing the number of off-chip memory references is very important in chip multiprocessors from both the performance and power perspectives. To achieve this the distance between successive reuses of the same data block must be reduced. However, this may not be possible in many cases due to data dependences between computations assigned to different processors. This paper focuses on software-managed on-chip memory space utilization for embedded chip multiprocessors and proposes a compression-based approach to reduce the memory space occupied by data blocks with large inter-processor reuse distances. The proposed approach has two major components: a compiler and an ILP (integer linear programming) solver. The compiler's job is to analyze the application code and extract information on data access patterns. This access pattern information is then passed to our ILP solver, which determines the data blocks to compress/decompress and the times (the program points) at which to compress/decompress them. We tested the effectiveness of this ILP based approach using access patterns extracted by our compiler from application codes. Our experimental results reveal that the proposed approach is very effective in reducing power consumption. Moreover, it leads to a lower energy consumption than an alternate scheme evaluated in our experiments for all the test cases studied.

UR - http://www.scopus.com/inward/record.url?scp=27644522341&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27644522341&partnerID=8YFLogxK

M3 - Conference contribution

SN - 1595931619

T3 - CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

SP - 87

EP - 92

BT - CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis

ER -

Ozturk O, Kandemir M, Irwin MJ. Increasing on-chip memory space utilization for embedded chip multiprocessors through data compression. In CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and Systems Synthesis. 2005. p. 87-92. (CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis).