Influence of compiler optimizations on system power

Mahmut Kandemir, Vijaykrishnan Narayanan, Mary Jane Irwin, Wu Ye

Research output: Contribution to journalArticle

30 Citations (Scopus)

Abstract

Optimizing for energy constraints is of critical importance due to the proliferation of battery-operated embedded devices. Thus, it is important to explore both hardware and software solutions for optimizing energy. The focus of high-level compiler optimizations has traditionally been on improving performance. In this paper, we present an experimental evaluation of several state-of-the-art high-level compiler optimizations on energy consumption, considering both the processor core (datapath) and memory system. This is in contrast to many of the previous works that have considered them in isolation.

Original languageEnglish (US)
Pages (from-to)801-804
Number of pages4
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume9
Issue number6
DOIs
StatePublished - Dec 1 2001

Fingerprint

Energy utilization
Hardware
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{9494f80fdb3f4e6cb920cd12e0963894,
title = "Influence of compiler optimizations on system power",
abstract = "Optimizing for energy constraints is of critical importance due to the proliferation of battery-operated embedded devices. Thus, it is important to explore both hardware and software solutions for optimizing energy. The focus of high-level compiler optimizations has traditionally been on improving performance. In this paper, we present an experimental evaluation of several state-of-the-art high-level compiler optimizations on energy consumption, considering both the processor core (datapath) and memory system. This is in contrast to many of the previous works that have considered them in isolation.",
author = "Mahmut Kandemir and Vijaykrishnan Narayanan and Irwin, {Mary Jane} and Wu Ye",
year = "2001",
month = "12",
day = "1",
doi = "10.1109/92.974893",
language = "English (US)",
volume = "9",
pages = "801--804",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

Influence of compiler optimizations on system power. / Kandemir, Mahmut; Narayanan, Vijaykrishnan; Irwin, Mary Jane; Ye, Wu.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 9, No. 6, 01.12.2001, p. 801-804.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Influence of compiler optimizations on system power

AU - Kandemir, Mahmut

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

AU - Ye, Wu

PY - 2001/12/1

Y1 - 2001/12/1

N2 - Optimizing for energy constraints is of critical importance due to the proliferation of battery-operated embedded devices. Thus, it is important to explore both hardware and software solutions for optimizing energy. The focus of high-level compiler optimizations has traditionally been on improving performance. In this paper, we present an experimental evaluation of several state-of-the-art high-level compiler optimizations on energy consumption, considering both the processor core (datapath) and memory system. This is in contrast to many of the previous works that have considered them in isolation.

AB - Optimizing for energy constraints is of critical importance due to the proliferation of battery-operated embedded devices. Thus, it is important to explore both hardware and software solutions for optimizing energy. The focus of high-level compiler optimizations has traditionally been on improving performance. In this paper, we present an experimental evaluation of several state-of-the-art high-level compiler optimizations on energy consumption, considering both the processor core (datapath) and memory system. This is in contrast to many of the previous works that have considered them in isolation.

UR - http://www.scopus.com/inward/record.url?scp=0035704561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035704561&partnerID=8YFLogxK

U2 - 10.1109/92.974893

DO - 10.1109/92.974893

M3 - Article

VL - 9

SP - 801

EP - 804

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 6

ER -