Instruction compression and encoding for low-power systems

Ismail Kadayif, Mahmut Kandemir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

Low-power system design is very important in battery-operated embedded systems. Since instruction memory constitutes a large portion of the system, it is one of the major energy contributors. In this paper, we propose two selective instruction compression methods for reducing instruction memory and instruction bus energy consumption. In these methods, both compressed and uncompressed instructions are stored in the instruction memory in a mixed fashion. The compressed instructions are decompressed on-the-fly by means of an instruction decode table placed between instruction memory and core. Our methods selectively compress instructions in the sense that while some instances of a given instruction are compressed, some other instances of the same instruction are not. Even though both of the proposed methods can reduce both dynamic and leakage energy consumption in the instruction memory, one of them is more oriented towards reducing dynamic energy, whereas the other one mainly targets leakage. To reduce the instruction bus energy consumption further, we also propose a heuristic method for coding compressed instructions to reduce bit switching on the bus.

Original languageEnglish (US)
Title of host publicationProceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages301-305
Number of pages5
Volume2002-January
ISBN (Electronic)0780374940
DOIs
StatePublished - 2002
Event15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002 - Rochester, United States
Duration: Sep 25 2002Sep 28 2002

Other

Other15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002
CountryUnited States
CityRochester
Period9/25/029/28/02

Fingerprint

Data storage equipment
Energy utilization
Heuristic methods
Embedded systems
Systems analysis

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Kadayif, I., & Kandemir, M. (2002). Instruction compression and encoding for low-power systems. In Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002 (Vol. 2002-January, pp. 301-305). [1158075] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASIC.2002.1158075
Kadayif, Ismail ; Kandemir, Mahmut. / Instruction compression and encoding for low-power systems. Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. Vol. 2002-January Institute of Electrical and Electronics Engineers Inc., 2002. pp. 301-305
@inproceedings{1e83b173773243c59d6efcddde0800f3,
title = "Instruction compression and encoding for low-power systems",
abstract = "Low-power system design is very important in battery-operated embedded systems. Since instruction memory constitutes a large portion of the system, it is one of the major energy contributors. In this paper, we propose two selective instruction compression methods for reducing instruction memory and instruction bus energy consumption. In these methods, both compressed and uncompressed instructions are stored in the instruction memory in a mixed fashion. The compressed instructions are decompressed on-the-fly by means of an instruction decode table placed between instruction memory and core. Our methods selectively compress instructions in the sense that while some instances of a given instruction are compressed, some other instances of the same instruction are not. Even though both of the proposed methods can reduce both dynamic and leakage energy consumption in the instruction memory, one of them is more oriented towards reducing dynamic energy, whereas the other one mainly targets leakage. To reduce the instruction bus energy consumption further, we also propose a heuristic method for coding compressed instructions to reduce bit switching on the bus.",
author = "Ismail Kadayif and Mahmut Kandemir",
year = "2002",
doi = "10.1109/ASIC.2002.1158075",
language = "English (US)",
volume = "2002-January",
pages = "301--305",
booktitle = "Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Kadayif, I & Kandemir, M 2002, Instruction compression and encoding for low-power systems. in Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. vol. 2002-January, 1158075, Institute of Electrical and Electronics Engineers Inc., pp. 301-305, 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002, Rochester, United States, 9/25/02. https://doi.org/10.1109/ASIC.2002.1158075

Instruction compression and encoding for low-power systems. / Kadayif, Ismail; Kandemir, Mahmut.

Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. Vol. 2002-January Institute of Electrical and Electronics Engineers Inc., 2002. p. 301-305 1158075.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Instruction compression and encoding for low-power systems

AU - Kadayif, Ismail

AU - Kandemir, Mahmut

PY - 2002

Y1 - 2002

N2 - Low-power system design is very important in battery-operated embedded systems. Since instruction memory constitutes a large portion of the system, it is one of the major energy contributors. In this paper, we propose two selective instruction compression methods for reducing instruction memory and instruction bus energy consumption. In these methods, both compressed and uncompressed instructions are stored in the instruction memory in a mixed fashion. The compressed instructions are decompressed on-the-fly by means of an instruction decode table placed between instruction memory and core. Our methods selectively compress instructions in the sense that while some instances of a given instruction are compressed, some other instances of the same instruction are not. Even though both of the proposed methods can reduce both dynamic and leakage energy consumption in the instruction memory, one of them is more oriented towards reducing dynamic energy, whereas the other one mainly targets leakage. To reduce the instruction bus energy consumption further, we also propose a heuristic method for coding compressed instructions to reduce bit switching on the bus.

AB - Low-power system design is very important in battery-operated embedded systems. Since instruction memory constitutes a large portion of the system, it is one of the major energy contributors. In this paper, we propose two selective instruction compression methods for reducing instruction memory and instruction bus energy consumption. In these methods, both compressed and uncompressed instructions are stored in the instruction memory in a mixed fashion. The compressed instructions are decompressed on-the-fly by means of an instruction decode table placed between instruction memory and core. Our methods selectively compress instructions in the sense that while some instances of a given instruction are compressed, some other instances of the same instruction are not. Even though both of the proposed methods can reduce both dynamic and leakage energy consumption in the instruction memory, one of them is more oriented towards reducing dynamic energy, whereas the other one mainly targets leakage. To reduce the instruction bus energy consumption further, we also propose a heuristic method for coding compressed instructions to reduce bit switching on the bus.

UR - http://www.scopus.com/inward/record.url?scp=24944432943&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=24944432943&partnerID=8YFLogxK

U2 - 10.1109/ASIC.2002.1158075

DO - 10.1109/ASIC.2002.1158075

M3 - Conference contribution

VL - 2002-January

SP - 301

EP - 305

BT - Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kadayif I, Kandemir M. Instruction compression and encoding for low-power systems. In Proceedings - 15th Annual IEEE International ASIC/SOC Conference, ASIC/SOC 2002. Vol. 2002-January. Institute of Electrical and Electronics Engineers Inc. 2002. p. 301-305. 1158075 https://doi.org/10.1109/ASIC.2002.1158075