Intra-chip optical interconnects based on a wavelength multiplexed two layer structure

    Research output: Contribution to journalConference article

    Abstract

    In this paper, a design on intra-chip optical interconnects based on a wavelength multiplexed two layer structure is presented. The key to this approach is the use of one planar waveguide covering the whole multi chip module and its use of unique tunable diffractive optics elements (DOE). In the bottom layer, there are multiple modules. In each module, there is a light receiver (e.g., a pin photodiode) to receive the clock signal and another to receive information from other individual processing units (IPUs). There is also a light emitter (e.g., a tiny polymer LED) to send information out to other IPUs. The vertical light emitter will send the signal to the upper layer polymer 2-D planar waveguide. To determine which IPUs receive information, a set of fast speed wavelength tunable filters will be fabricated on the polymer waveguide and integrated together with each light source. As a result, we can realize arbitrary reconfigurable interconnects between the entire individual processing units. For example, if the wavelength for the first processing unit is tuned at λ2, only the second processing unit can receive this signal because only the second volume holographic grating can diffract wavelength λ2. Since all tunable filters can be addressed simultaneously, the whole interconnect system is parallel processing.

    Original languageEnglish (US)
    Pages (from-to)128-136
    Number of pages9
    JournalProceedings of SPIE - The International Society for Optical Engineering
    Volume3470
    DOIs
    StatePublished - Dec 1 1998

    Fingerprint

    Optical Interconnects
    optical interconnects
    Optical interconnects
    Chip
    chips
    Wavelength
    Unit
    Processing
    wavelengths
    Tunable Filter
    Planar Waveguides
    Polymers
    Planar waveguides
    tunable filters
    modules
    Interconnect
    waveguides
    Module
    polymers
    emitters

    All Science Journal Classification (ASJC) codes

    • Electronic, Optical and Magnetic Materials
    • Condensed Matter Physics
    • Computer Science Applications
    • Applied Mathematics
    • Electrical and Electronic Engineering

    Cite this

    @article{3659e7c07e9c46f69b1c600ba24ca81b,
    title = "Intra-chip optical interconnects based on a wavelength multiplexed two layer structure",
    abstract = "In this paper, a design on intra-chip optical interconnects based on a wavelength multiplexed two layer structure is presented. The key to this approach is the use of one planar waveguide covering the whole multi chip module and its use of unique tunable diffractive optics elements (DOE). In the bottom layer, there are multiple modules. In each module, there is a light receiver (e.g., a pin photodiode) to receive the clock signal and another to receive information from other individual processing units (IPUs). There is also a light emitter (e.g., a tiny polymer LED) to send information out to other IPUs. The vertical light emitter will send the signal to the upper layer polymer 2-D planar waveguide. To determine which IPUs receive information, a set of fast speed wavelength tunable filters will be fabricated on the polymer waveguide and integrated together with each light source. As a result, we can realize arbitrary reconfigurable interconnects between the entire individual processing units. For example, if the wavelength for the first processing unit is tuned at λ2, only the second processing unit can receive this signal because only the second volume holographic grating can diffract wavelength λ2. Since all tunable filters can be addressed simultaneously, the whole interconnect system is parallel processing.",
    author = "Shizhuo Yin",
    year = "1998",
    month = "12",
    day = "1",
    doi = "10.1117/12.326851",
    language = "English (US)",
    volume = "3470",
    pages = "128--136",
    journal = "Proceedings of SPIE - The International Society for Optical Engineering",
    issn = "0277-786X",
    publisher = "SPIE",

    }

    TY - JOUR

    T1 - Intra-chip optical interconnects based on a wavelength multiplexed two layer structure

    AU - Yin, Shizhuo

    PY - 1998/12/1

    Y1 - 1998/12/1

    N2 - In this paper, a design on intra-chip optical interconnects based on a wavelength multiplexed two layer structure is presented. The key to this approach is the use of one planar waveguide covering the whole multi chip module and its use of unique tunable diffractive optics elements (DOE). In the bottom layer, there are multiple modules. In each module, there is a light receiver (e.g., a pin photodiode) to receive the clock signal and another to receive information from other individual processing units (IPUs). There is also a light emitter (e.g., a tiny polymer LED) to send information out to other IPUs. The vertical light emitter will send the signal to the upper layer polymer 2-D planar waveguide. To determine which IPUs receive information, a set of fast speed wavelength tunable filters will be fabricated on the polymer waveguide and integrated together with each light source. As a result, we can realize arbitrary reconfigurable interconnects between the entire individual processing units. For example, if the wavelength for the first processing unit is tuned at λ2, only the second processing unit can receive this signal because only the second volume holographic grating can diffract wavelength λ2. Since all tunable filters can be addressed simultaneously, the whole interconnect system is parallel processing.

    AB - In this paper, a design on intra-chip optical interconnects based on a wavelength multiplexed two layer structure is presented. The key to this approach is the use of one planar waveguide covering the whole multi chip module and its use of unique tunable diffractive optics elements (DOE). In the bottom layer, there are multiple modules. In each module, there is a light receiver (e.g., a pin photodiode) to receive the clock signal and another to receive information from other individual processing units (IPUs). There is also a light emitter (e.g., a tiny polymer LED) to send information out to other IPUs. The vertical light emitter will send the signal to the upper layer polymer 2-D planar waveguide. To determine which IPUs receive information, a set of fast speed wavelength tunable filters will be fabricated on the polymer waveguide and integrated together with each light source. As a result, we can realize arbitrary reconfigurable interconnects between the entire individual processing units. For example, if the wavelength for the first processing unit is tuned at λ2, only the second processing unit can receive this signal because only the second volume holographic grating can diffract wavelength λ2. Since all tunable filters can be addressed simultaneously, the whole interconnect system is parallel processing.

    UR - http://www.scopus.com/inward/record.url?scp=0032404906&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=0032404906&partnerID=8YFLogxK

    U2 - 10.1117/12.326851

    DO - 10.1117/12.326851

    M3 - Conference article

    VL - 3470

    SP - 128

    EP - 136

    JO - Proceedings of SPIE - The International Society for Optical Engineering

    JF - Proceedings of SPIE - The International Society for Optical Engineering

    SN - 0277-786X

    ER -