Investigating memory system energy behavior using software and hardware optimizations

G. Esakkimuthu, H. S. Kim, M. Kandemir, N. Vijaykrishnan, M. J. Irwin

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms and three widely used compiler optimization techniques used to reduce the memory system energy. Our presentation is in two parts. First, we focus on a set of memory-intensive benchmark codes and investigate their memory system energy behavior due to data accesses under hardware and compiler optimizations. Then, using four motions estimation codes, we look at the influence of compiler optimizations on the memory system energy considering the overall impact of instruction and data accesses.

Original languageEnglish (US)
Pages (from-to)151-165
Number of pages15
JournalVLSI Design
Volume12
Issue number2
DOIs
StatePublished - Jan 1 2001

Fingerprint

Computer hardware
Computer systems
Data storage equipment
Motion estimation
Hardware

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Esakkimuthu, G. ; Kim, H. S. ; Kandemir, M. ; Vijaykrishnan, N. ; Irwin, M. J. / Investigating memory system energy behavior using software and hardware optimizations. In: VLSI Design. 2001 ; Vol. 12, No. 2. pp. 151-165.
@article{3c825ad2b3c64fe0bcca2e6706b1724a,
title = "Investigating memory system energy behavior using software and hardware optimizations",
abstract = "Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms and three widely used compiler optimization techniques used to reduce the memory system energy. Our presentation is in two parts. First, we focus on a set of memory-intensive benchmark codes and investigate their memory system energy behavior due to data accesses under hardware and compiler optimizations. Then, using four motions estimation codes, we look at the influence of compiler optimizations on the memory system energy considering the overall impact of instruction and data accesses.",
author = "G. Esakkimuthu and Kim, {H. S.} and M. Kandemir and N. Vijaykrishnan and Irwin, {M. J.}",
year = "2001",
month = "1",
day = "1",
doi = "10.1155/2001/70310",
language = "English (US)",
volume = "12",
pages = "151--165",
journal = "VLSI Design",
issn = "1065-514X",
publisher = "Hindawi Publishing Corporation",
number = "2",

}

Investigating memory system energy behavior using software and hardware optimizations. / Esakkimuthu, G.; Kim, H. S.; Kandemir, M.; Vijaykrishnan, N.; Irwin, M. J.

In: VLSI Design, Vol. 12, No. 2, 01.01.2001, p. 151-165.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Investigating memory system energy behavior using software and hardware optimizations

AU - Esakkimuthu, G.

AU - Kim, H. S.

AU - Kandemir, M.

AU - Vijaykrishnan, N.

AU - Irwin, M. J.

PY - 2001/1/1

Y1 - 2001/1/1

N2 - Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms and three widely used compiler optimization techniques used to reduce the memory system energy. Our presentation is in two parts. First, we focus on a set of memory-intensive benchmark codes and investigate their memory system energy behavior due to data accesses under hardware and compiler optimizations. Then, using four motions estimation codes, we look at the influence of compiler optimizations on the memory system energy considering the overall impact of instruction and data accesses.

AB - Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms and three widely used compiler optimization techniques used to reduce the memory system energy. Our presentation is in two parts. First, we focus on a set of memory-intensive benchmark codes and investigate their memory system energy behavior due to data accesses under hardware and compiler optimizations. Then, using four motions estimation codes, we look at the influence of compiler optimizations on the memory system energy considering the overall impact of instruction and data accesses.

UR - http://www.scopus.com/inward/record.url?scp=0034919443&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034919443&partnerID=8YFLogxK

U2 - 10.1155/2001/70310

DO - 10.1155/2001/70310

M3 - Article

AN - SCOPUS:0034919443

VL - 12

SP - 151

EP - 165

JO - VLSI Design

JF - VLSI Design

SN - 1065-514X

IS - 2

ER -