Investigating simple low latency reliable multiported register files

Andrew J. Ricketts, Madhu Mutyam, Vijaykrishnan Narayanan, Mary Jane Irwin

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

Multiport register files are a key component in the design and operation of high performance microprocessors. Due to the frequency of accesses of these register files per clock cycle errors manifested here can potentially spread rapidly. This can seriously compromise the validity of data and even system reliability. Errors may be caused from any number of possible sources including radiation induced soft errors, read or write errors, and permanent device errors. This work focuses on combating errors that affect a stored entry in a register file, but our techniques can often also detect and recover from many other potential sources of errors. Up to 4 bit errors are detectable with 6.25% storage overhead over an unprotected register file. The recovery for most types of errors requires in the order of a few nanoseconds and requires 4% less energy than a monolithic register file with comparable characteristics but no error protection.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE Computer Society Annual Symposium on VLSI
Subtitle of host publicationEmerging VLSI Technologies and Architectures
Pages375-380
Number of pages6
DOIs
StatePublished - Nov 28 2007
EventIEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, ISVLSI'07 - Porto Alegre, Brazil
Duration: Mar 9 2007Mar 11 2007

Publication series

NameProceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures

Other

OtherIEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, ISVLSI'07
CountryBrazil
CityPorto Alegre
Period3/9/073/11/07

Fingerprint

Microprocessor chips
Clocks
Radiation
Recovery

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Ricketts, A. J., Mutyam, M., Narayanan, V., & Irwin, M. J. (2007). Investigating simple low latency reliable multiported register files. In Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (pp. 375-380). [4208943] (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures). https://doi.org/10.1109/ISVLSI.2007.62
Ricketts, Andrew J. ; Mutyam, Madhu ; Narayanan, Vijaykrishnan ; Irwin, Mary Jane. / Investigating simple low latency reliable multiported register files. Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures. 2007. pp. 375-380 (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures).
@inproceedings{449455b096b248908b3a5f608589cdc5,
title = "Investigating simple low latency reliable multiported register files",
abstract = "Multiport register files are a key component in the design and operation of high performance microprocessors. Due to the frequency of accesses of these register files per clock cycle errors manifested here can potentially spread rapidly. This can seriously compromise the validity of data and even system reliability. Errors may be caused from any number of possible sources including radiation induced soft errors, read or write errors, and permanent device errors. This work focuses on combating errors that affect a stored entry in a register file, but our techniques can often also detect and recover from many other potential sources of errors. Up to 4 bit errors are detectable with 6.25{\%} storage overhead over an unprotected register file. The recovery for most types of errors requires in the order of a few nanoseconds and requires 4{\%} less energy than a monolithic register file with comparable characteristics but no error protection.",
author = "Ricketts, {Andrew J.} and Madhu Mutyam and Vijaykrishnan Narayanan and Irwin, {Mary Jane}",
year = "2007",
month = "11",
day = "28",
doi = "10.1109/ISVLSI.2007.62",
language = "English (US)",
isbn = "0769528961",
series = "Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures",
pages = "375--380",
booktitle = "Proceedings - IEEE Computer Society Annual Symposium on VLSI",

}

Ricketts, AJ, Mutyam, M, Narayanan, V & Irwin, MJ 2007, Investigating simple low latency reliable multiported register files. in Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures., 4208943, Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, pp. 375-380, IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures, ISVLSI'07, Porto Alegre, Brazil, 3/9/07. https://doi.org/10.1109/ISVLSI.2007.62

Investigating simple low latency reliable multiported register files. / Ricketts, Andrew J.; Mutyam, Madhu; Narayanan, Vijaykrishnan; Irwin, Mary Jane.

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures. 2007. p. 375-380 4208943 (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Investigating simple low latency reliable multiported register files

AU - Ricketts, Andrew J.

AU - Mutyam, Madhu

AU - Narayanan, Vijaykrishnan

AU - Irwin, Mary Jane

PY - 2007/11/28

Y1 - 2007/11/28

N2 - Multiport register files are a key component in the design and operation of high performance microprocessors. Due to the frequency of accesses of these register files per clock cycle errors manifested here can potentially spread rapidly. This can seriously compromise the validity of data and even system reliability. Errors may be caused from any number of possible sources including radiation induced soft errors, read or write errors, and permanent device errors. This work focuses on combating errors that affect a stored entry in a register file, but our techniques can often also detect and recover from many other potential sources of errors. Up to 4 bit errors are detectable with 6.25% storage overhead over an unprotected register file. The recovery for most types of errors requires in the order of a few nanoseconds and requires 4% less energy than a monolithic register file with comparable characteristics but no error protection.

AB - Multiport register files are a key component in the design and operation of high performance microprocessors. Due to the frequency of accesses of these register files per clock cycle errors manifested here can potentially spread rapidly. This can seriously compromise the validity of data and even system reliability. Errors may be caused from any number of possible sources including radiation induced soft errors, read or write errors, and permanent device errors. This work focuses on combating errors that affect a stored entry in a register file, but our techniques can often also detect and recover from many other potential sources of errors. Up to 4 bit errors are detectable with 6.25% storage overhead over an unprotected register file. The recovery for most types of errors requires in the order of a few nanoseconds and requires 4% less energy than a monolithic register file with comparable characteristics but no error protection.

UR - http://www.scopus.com/inward/record.url?scp=36348931468&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=36348931468&partnerID=8YFLogxK

U2 - 10.1109/ISVLSI.2007.62

DO - 10.1109/ISVLSI.2007.62

M3 - Conference contribution

AN - SCOPUS:36348931468

SN - 0769528961

SN - 9780769528960

T3 - Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures

SP - 375

EP - 380

BT - Proceedings - IEEE Computer Society Annual Symposium on VLSI

ER -

Ricketts AJ, Mutyam M, Narayanan V, Irwin MJ. Investigating simple low latency reliable multiported register files. In Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures. 2007. p. 375-380. 4208943. (Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures). https://doi.org/10.1109/ISVLSI.2007.62