Issues in designing and implementing a scalable virtual interface architecture

S. Nagar, A. Sivasubramaniam, J. Rodriguez, M. Yousif

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Scopus citations

Abstract

The Virtual Interface Architecture brings the benefits of low latency User-level Networking to a cluster environment. With an increasing number of communication channels created and used, the performance degradation of existing channels becomes an important consideration. This paper addresses the crucial issue of VIA scalability by examining the hardware and software options at the network interface and the host. Different design alternatives are investigated indepth using a detailed simulation model to get revealing insights from the scalability perspective.

Original languageEnglish (US)
Title of host publicationProceedings - 2000 International Conference on Parallel Processing, ICPP 2000
EditorsDavid J. Lilja
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages405-412
Number of pages8
ISBN (Electronic)0769507689
DOIs
StatePublished - Jan 1 2000
EventInternational Conference on Parallel Processing, ICPP 2000 - Toronto, Canada
Duration: Aug 21 2000Aug 24 2000

Publication series

NameProceedings of the International Conference on Parallel Processing
Volume2000-January
ISSN (Print)0190-3918

Other

OtherInternational Conference on Parallel Processing, ICPP 2000
CountryCanada
CityToronto
Period8/21/008/24/00

All Science Journal Classification (ASJC) codes

  • Software
  • Mathematics(all)
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Issues in designing and implementing a scalable virtual interface architecture'. Together they form a unique fingerprint.

  • Cite this

    Nagar, S., Sivasubramaniam, A., Rodriguez, J., & Yousif, M. (2000). Issues in designing and implementing a scalable virtual interface architecture. In D. J. Lilja (Ed.), Proceedings - 2000 International Conference on Parallel Processing, ICPP 2000 (pp. 405-412). [876156] (Proceedings of the International Conference on Parallel Processing; Vol. 2000-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICPP.2000.876156