Leakage control in FPGA routing fabric

Suresh Srinivasan, A. Gayasen, Vijaykrishnan Narayanan, T. Tuan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

15 Citations (Scopus)

Abstract

As FPGA designs in 65nm are being explored, reducing leakage power becomes an important design issue. A significant portion of the FPGA leakage is expended in the unused multiplexers used in the interconnect fabric. This work focuses on reducing the leakage of these unused multiplexers by controlling their inputs. We investigate the design issues involved in implementing such a technique and also show experimental results demonstrating the effectiveness of our approach.

Original languageEnglish (US)
Title of host publicationProceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
Pages661-664
Number of pages4
StatePublished - Dec 1 2005
Event2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 - Shanghai, China
Duration: Jan 18 2005Jan 21 2005

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume1

Other

Other2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005
CountryChina
CityShanghai
Period1/18/051/21/05

Fingerprint

Field programmable gate arrays (FPGA)

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Srinivasan, S., Gayasen, A., Narayanan, V., & Tuan, T. (2005). Leakage control in FPGA routing fabric. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005 (pp. 661-664). [1466246] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 1).
Srinivasan, Suresh ; Gayasen, A. ; Narayanan, Vijaykrishnan ; Tuan, T. / Leakage control in FPGA routing fabric. Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. pp. 661-664 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{7439014f6e504d7b83184c15d56e8a01,
title = "Leakage control in FPGA routing fabric",
abstract = "As FPGA designs in 65nm are being explored, reducing leakage power becomes an important design issue. A significant portion of the FPGA leakage is expended in the unused multiplexers used in the interconnect fabric. This work focuses on reducing the leakage of these unused multiplexers by controlling their inputs. We investigate the design issues involved in implementing such a technique and also show experimental results demonstrating the effectiveness of our approach.",
author = "Suresh Srinivasan and A. Gayasen and Vijaykrishnan Narayanan and T. Tuan",
year = "2005",
month = "12",
day = "1",
language = "English (US)",
isbn = "0780387368",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
pages = "661--664",
booktitle = "Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005",

}

Srinivasan, S, Gayasen, A, Narayanan, V & Tuan, T 2005, Leakage control in FPGA routing fabric. in Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005., 1466246, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 1, pp. 661-664, 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005, Shanghai, China, 1/18/05.

Leakage control in FPGA routing fabric. / Srinivasan, Suresh; Gayasen, A.; Narayanan, Vijaykrishnan; Tuan, T.

Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. p. 661-664 1466246 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 1).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Leakage control in FPGA routing fabric

AU - Srinivasan, Suresh

AU - Gayasen, A.

AU - Narayanan, Vijaykrishnan

AU - Tuan, T.

PY - 2005/12/1

Y1 - 2005/12/1

N2 - As FPGA designs in 65nm are being explored, reducing leakage power becomes an important design issue. A significant portion of the FPGA leakage is expended in the unused multiplexers used in the interconnect fabric. This work focuses on reducing the leakage of these unused multiplexers by controlling their inputs. We investigate the design issues involved in implementing such a technique and also show experimental results demonstrating the effectiveness of our approach.

AB - As FPGA designs in 65nm are being explored, reducing leakage power becomes an important design issue. A significant portion of the FPGA leakage is expended in the unused multiplexers used in the interconnect fabric. This work focuses on reducing the leakage of these unused multiplexers by controlling their inputs. We investigate the design issues involved in implementing such a technique and also show experimental results demonstrating the effectiveness of our approach.

UR - http://www.scopus.com/inward/record.url?scp=43649094760&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43649094760&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:43649094760

SN - 0780387368

SN - 9780780387362

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 661

EP - 664

BT - Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005

ER -

Srinivasan S, Gayasen A, Narayanan V, Tuan T. Leakage control in FPGA routing fabric. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, ASP-DAC 2005. 2005. p. 661-664. 1466246. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).