Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling

Swaroop Ghosh, Swarup Bhunia, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Increasing power density causes die overheating due to limited cooling capacity of the package. Conventional thermal management techniques e.g. logic shutdown, clock gating, frequency scaling, simultaneous voltage-frequency tuning etc. increase the design complexity and/or degrade the performance significantly. In this paper, we propose a novel design technique, which makes a circuit amenable to temperature adaptation using dynamic voltage scheduling (DVS). It is accomplished by a synthesis technique that (a) isolates and predicts the set of paths that may become critical under variations, (b) ensures they are activated rarely, and (c) tolerates possible delay failures (at reduced voltage) in these paths by adaptive clock stretching. This allows us to schedule a lower supply voltage during increased temperature without requiring frequency tuning. Simulation results on an example pipeline show that proposed design yields similar temperature reduction as conventional design with only 11% performance penalty and 14% area overhead. The conventional pipeline design, on contrary, leads to 50% performance degradation due to reduced operating frequency.

Original languageEnglish (US)
Title of host publicationProceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007
Pages1532-1537
Number of pages6
DOIs
StatePublished - Sep 4 2007
Event2007 Design, Automation and Test in Europe Conference and Exhibition - Nice Acropolis, France
Duration: Apr 16 2007Apr 20 2007

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591

Other

Other2007 Design, Automation and Test in Europe Conference and Exhibition
CountryFrance
CityNice Acropolis
Period4/16/074/20/07

Fingerprint

Scheduling
Networks (circuits)
Electric potential
Clocks
Temperature
Tuning
Pipelines
Stretching
Cooling
Degradation

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Ghosh, S., Bhunia, S., & Roy, K. (2007). Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling. In Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007 (pp. 1532-1537). [4212028] (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2007.364518
Ghosh, Swaroop ; Bhunia, Swarup ; Roy, Kaushik. / Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling. Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007. 2007. pp. 1532-1537 (Proceedings -Design, Automation and Test in Europe, DATE).
@inproceedings{3f433949cdde4d13b38bb7130d741793,
title = "Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling",
abstract = "Increasing power density causes die overheating due to limited cooling capacity of the package. Conventional thermal management techniques e.g. logic shutdown, clock gating, frequency scaling, simultaneous voltage-frequency tuning etc. increase the design complexity and/or degrade the performance significantly. In this paper, we propose a novel design technique, which makes a circuit amenable to temperature adaptation using dynamic voltage scheduling (DVS). It is accomplished by a synthesis technique that (a) isolates and predicts the set of paths that may become critical under variations, (b) ensures they are activated rarely, and (c) tolerates possible delay failures (at reduced voltage) in these paths by adaptive clock stretching. This allows us to schedule a lower supply voltage during increased temperature without requiring frequency tuning. Simulation results on an example pipeline show that proposed design yields similar temperature reduction as conventional design with only 11{\%} performance penalty and 14{\%} area overhead. The conventional pipeline design, on contrary, leads to 50{\%} performance degradation due to reduced operating frequency.",
author = "Swaroop Ghosh and Swarup Bhunia and Kaushik Roy",
year = "2007",
month = "9",
day = "4",
doi = "10.1109/DATE.2007.364518",
language = "English (US)",
isbn = "3981080122",
series = "Proceedings -Design, Automation and Test in Europe, DATE",
pages = "1532--1537",
booktitle = "Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007",

}

Ghosh, S, Bhunia, S & Roy, K 2007, Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling. in Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007., 4212028, Proceedings -Design, Automation and Test in Europe, DATE, pp. 1532-1537, 2007 Design, Automation and Test in Europe Conference and Exhibition, Nice Acropolis, France, 4/16/07. https://doi.org/10.1109/DATE.2007.364518

Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling. / Ghosh, Swaroop; Bhunia, Swarup; Roy, Kaushik.

Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007. 2007. p. 1532-1537 4212028 (Proceedings -Design, Automation and Test in Europe, DATE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling

AU - Ghosh, Swaroop

AU - Bhunia, Swarup

AU - Roy, Kaushik

PY - 2007/9/4

Y1 - 2007/9/4

N2 - Increasing power density causes die overheating due to limited cooling capacity of the package. Conventional thermal management techniques e.g. logic shutdown, clock gating, frequency scaling, simultaneous voltage-frequency tuning etc. increase the design complexity and/or degrade the performance significantly. In this paper, we propose a novel design technique, which makes a circuit amenable to temperature adaptation using dynamic voltage scheduling (DVS). It is accomplished by a synthesis technique that (a) isolates and predicts the set of paths that may become critical under variations, (b) ensures they are activated rarely, and (c) tolerates possible delay failures (at reduced voltage) in these paths by adaptive clock stretching. This allows us to schedule a lower supply voltage during increased temperature without requiring frequency tuning. Simulation results on an example pipeline show that proposed design yields similar temperature reduction as conventional design with only 11% performance penalty and 14% area overhead. The conventional pipeline design, on contrary, leads to 50% performance degradation due to reduced operating frequency.

AB - Increasing power density causes die overheating due to limited cooling capacity of the package. Conventional thermal management techniques e.g. logic shutdown, clock gating, frequency scaling, simultaneous voltage-frequency tuning etc. increase the design complexity and/or degrade the performance significantly. In this paper, we propose a novel design technique, which makes a circuit amenable to temperature adaptation using dynamic voltage scheduling (DVS). It is accomplished by a synthesis technique that (a) isolates and predicts the set of paths that may become critical under variations, (b) ensures they are activated rarely, and (c) tolerates possible delay failures (at reduced voltage) in these paths by adaptive clock stretching. This allows us to schedule a lower supply voltage during increased temperature without requiring frequency tuning. Simulation results on an example pipeline show that proposed design yields similar temperature reduction as conventional design with only 11% performance penalty and 14% area overhead. The conventional pipeline design, on contrary, leads to 50% performance degradation due to reduced operating frequency.

UR - http://www.scopus.com/inward/record.url?scp=34548361450&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548361450&partnerID=8YFLogxK

U2 - 10.1109/DATE.2007.364518

DO - 10.1109/DATE.2007.364518

M3 - Conference contribution

AN - SCOPUS:34548361450

SN - 3981080122

SN - 9783981080124

T3 - Proceedings -Design, Automation and Test in Europe, DATE

SP - 1532

EP - 1537

BT - Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007

ER -

Ghosh S, Bhunia S, Roy K. Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling. In Proceedings - 2007 Design, Automation and Test in Europe Conference and Exhibition, DATE 2007. 2007. p. 1532-1537. 4212028. (Proceedings -Design, Automation and Test in Europe, DATE). https://doi.org/10.1109/DATE.2007.364518