Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications

Yong Shim, Abhronil Sengupta, Kaushik Roy

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

Convolution serves as the basic computational primitive for various associative computing tasks ranging from edge detection to image matching. CMOS implementation of such computations entails significant bottlenecks in area and energy consumption due to the large number of multiplication and addition operations involved. In this paper, we propose an ultra-low power and compact hybrid spintronic-CMOS design for the convolution computing unit. Low-voltage operation of domain-wall motion based magneto-metallic "Spin-Memristor"s interfaced with CMOS circuits is able to perform the convolution operation with reasonable accuracy. Simulation results of Gabor filtering for edge detection reveal ∼ 2.5× lower energy consumption compared to a baseline 45nm-CMOS implementation.

Original languageEnglish (US)
Title of host publicationProceedings of the 53rd Annual Design Automation Conference, DAC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450342360
DOIs
StatePublished - Jun 5 2016
Event53rd Annual ACM IEEE Design Automation Conference, DAC 2016 - Austin, United States
Duration: Jun 5 2016Jun 9 2016

Publication series

NameProceedings - Design Automation Conference
Volume05-09-June-2016
ISSN (Print)0738-100X

Other

Other53rd Annual ACM IEEE Design Automation Conference, DAC 2016
CountryUnited States
CityAustin
Period6/5/166/9/16

Fingerprint

Memristors
Domain walls
Domain Wall
Convolution
Image Processing
Image processing
Edge Detection
Edge detection
Unit
Energy Consumption
Motion
Computing
Energy utilization
Spintronics
Magnetoelectronics
Image matching
Image Matching
Low Voltage
Baseline
Multiplication

All Science Journal Classification (ASJC) codes

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Shim, Y., Sengupta, A., & Roy, K. (2016). Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications. In Proceedings of the 53rd Annual Design Automation Conference, DAC 2016 [a21] (Proceedings - Design Automation Conference; Vol. 05-09-June-2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/2897937.2898042
Shim, Yong ; Sengupta, Abhronil ; Roy, Kaushik. / Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications. Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (Proceedings - Design Automation Conference).
@inproceedings{bd7f06a255d14ff28c4de3d386533a2f,
title = "Low-power approximate convolution computing unit with domain-wall motion based {"}spin-memristor{"} for image processing applications",
abstract = "Convolution serves as the basic computational primitive for various associative computing tasks ranging from edge detection to image matching. CMOS implementation of such computations entails significant bottlenecks in area and energy consumption due to the large number of multiplication and addition operations involved. In this paper, we propose an ultra-low power and compact hybrid spintronic-CMOS design for the convolution computing unit. Low-voltage operation of domain-wall motion based magneto-metallic {"}Spin-Memristor{"}s interfaced with CMOS circuits is able to perform the convolution operation with reasonable accuracy. Simulation results of Gabor filtering for edge detection reveal ∼ 2.5× lower energy consumption compared to a baseline 45nm-CMOS implementation.",
author = "Yong Shim and Abhronil Sengupta and Kaushik Roy",
year = "2016",
month = "6",
day = "5",
doi = "10.1145/2897937.2898042",
language = "English (US)",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings of the 53rd Annual Design Automation Conference, DAC 2016",
address = "United States",

}

Shim, Y, Sengupta, A & Roy, K 2016, Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications. in Proceedings of the 53rd Annual Design Automation Conference, DAC 2016., a21, Proceedings - Design Automation Conference, vol. 05-09-June-2016, Institute of Electrical and Electronics Engineers Inc., 53rd Annual ACM IEEE Design Automation Conference, DAC 2016, Austin, United States, 6/5/16. https://doi.org/10.1145/2897937.2898042

Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications. / Shim, Yong; Sengupta, Abhronil; Roy, Kaushik.

Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. a21 (Proceedings - Design Automation Conference; Vol. 05-09-June-2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications

AU - Shim, Yong

AU - Sengupta, Abhronil

AU - Roy, Kaushik

PY - 2016/6/5

Y1 - 2016/6/5

N2 - Convolution serves as the basic computational primitive for various associative computing tasks ranging from edge detection to image matching. CMOS implementation of such computations entails significant bottlenecks in area and energy consumption due to the large number of multiplication and addition operations involved. In this paper, we propose an ultra-low power and compact hybrid spintronic-CMOS design for the convolution computing unit. Low-voltage operation of domain-wall motion based magneto-metallic "Spin-Memristor"s interfaced with CMOS circuits is able to perform the convolution operation with reasonable accuracy. Simulation results of Gabor filtering for edge detection reveal ∼ 2.5× lower energy consumption compared to a baseline 45nm-CMOS implementation.

AB - Convolution serves as the basic computational primitive for various associative computing tasks ranging from edge detection to image matching. CMOS implementation of such computations entails significant bottlenecks in area and energy consumption due to the large number of multiplication and addition operations involved. In this paper, we propose an ultra-low power and compact hybrid spintronic-CMOS design for the convolution computing unit. Low-voltage operation of domain-wall motion based magneto-metallic "Spin-Memristor"s interfaced with CMOS circuits is able to perform the convolution operation with reasonable accuracy. Simulation results of Gabor filtering for edge detection reveal ∼ 2.5× lower energy consumption compared to a baseline 45nm-CMOS implementation.

UR - http://www.scopus.com/inward/record.url?scp=84977109379&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84977109379&partnerID=8YFLogxK

U2 - 10.1145/2897937.2898042

DO - 10.1145/2897937.2898042

M3 - Conference contribution

AN - SCOPUS:84977109379

T3 - Proceedings - Design Automation Conference

BT - Proceedings of the 53rd Annual Design Automation Conference, DAC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Shim Y, Sengupta A, Roy K. Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications. In Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. a21. (Proceedings - Design Automation Conference). https://doi.org/10.1145/2897937.2898042