Mechanisms for bounding vulnerabilities of processor structures

Niranjan Kumar Soundararajan, Angshuman Parashar, Anand Sivasubramaniam

Research output: Chapter in Book/Report/Conference proceedingConference contribution

42 Scopus citations

Abstract

Concern for the increasing susceptibility of processor structures to transient errors has led to several recent research efforts that propose architectural techniques to enhance reliability. However, real systems are typically required to satisfy hard reliability budgets, and barring expensive full-redundancy approaches, none of the proposed solutions treat any reliability budgets or bounds as hard constraints. Meeting vulnerability bounds requires monitoring vulnerabilities of processor structures and taking appropriate actions whenever these bounds are violated. This mandates treating reliability as a first-order microarchitecture design constraint, while optimizing performance as long as reliability requirements are satisfied. This paper makes three key contributions towards this goal: (i) we present a simple infrastructure to monitor and provide upper bounds on the vulnerabilities of key processor structures at cycle-level fidelity; (ii) we propose two distinct control mechanisms - throttling and selective redundancy - to proactively and/or reactively bound the vulnerabilities to any limit specified by the system designer; (iii) within this framework, we propose a novel adaptation of Out-of-Order Commit for vulnerability reduction, which automatically provides additional leverage for the control mechanisms to boost performance while remaining within the reliability budget.

Original languageEnglish (US)
Title of host publicationISCA'07
Subtitle of host publication34th Annual International Symposium on Computer Architecture, Conference Proceedings
Pages506-515
Number of pages10
DOIs
StatePublished - Oct 22 2007
EventISCA'07: 34th Annual International Symposium on Computer Architecture - San Diego, CA, United States
Duration: Jun 9 2007Jun 13 2007

Publication series

NameProceedings - International Symposium on Computer Architecture
ISSN (Print)1063-6897

Other

OtherISCA'07: 34th Annual International Symposium on Computer Architecture
CountryUnited States
CitySan Diego, CA
Period6/9/076/13/07

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Fingerprint Dive into the research topics of 'Mechanisms for bounding vulnerabilities of processor structures'. Together they form a unique fingerprint.

  • Cite this

    Soundararajan, N. K., Parashar, A., & Sivasubramaniam, A. (2007). Mechanisms for bounding vulnerabilities of processor structures. In ISCA'07: 34th Annual International Symposium on Computer Architecture, Conference Proceedings (pp. 506-515). (Proceedings - International Symposium on Computer Architecture). https://doi.org/10.1145/1250662.1250725