Memory system energy: Influence of hardware-software optimizations

G. Esakkimuthu, Vijaykrishnan Narayanan, Mahmut Kandemir, Mary Jane Irwin

Research output: Contribution to conferencePaper

12 Citations (Scopus)

Abstract

Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all bench-marks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

Original languageEnglish (US)
Pages244-246
Number of pages3
StatePublished - Jan 1 2000
EventInternational Symposium on low Power Electronics and Design (ISLPED'2000) - Portacino Coast, Italy
Duration: Jul 26 2000Jul 27 2000

Conference

ConferenceInternational Symposium on low Power Electronics and Design (ISLPED'2000)
CityPortacino Coast, Italy
Period7/26/007/27/00

Fingerprint

Computer hardware
Computer systems
Data storage equipment
Hardware
Energy conservation

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Esakkimuthu, G., Narayanan, V., Kandemir, M., & Irwin, M. J. (2000). Memory system energy: Influence of hardware-software optimizations. 244-246. Paper presented at International Symposium on low Power Electronics and Design (ISLPED'2000), Portacino Coast, Italy, .
Esakkimuthu, G. ; Narayanan, Vijaykrishnan ; Kandemir, Mahmut ; Irwin, Mary Jane. / Memory system energy : Influence of hardware-software optimizations. Paper presented at International Symposium on low Power Electronics and Design (ISLPED'2000), Portacino Coast, Italy, .3 p.
@conference{3950a28c7cae44149da17014754f10ff,
title = "Memory system energy: Influence of hardware-software optimizations",
abstract = "Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4{\%} energy saving, with an average saving of 2{\%} across all bench-marks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23{\%} energy saving, with an average of 62{\%}. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.",
author = "G. Esakkimuthu and Vijaykrishnan Narayanan and Mahmut Kandemir and Irwin, {Mary Jane}",
year = "2000",
month = "1",
day = "1",
language = "English (US)",
pages = "244--246",
note = "International Symposium on low Power Electronics and Design (ISLPED'2000) ; Conference date: 26-07-2000 Through 27-07-2000",

}

Esakkimuthu, G, Narayanan, V, Kandemir, M & Irwin, MJ 2000, 'Memory system energy: Influence of hardware-software optimizations' Paper presented at International Symposium on low Power Electronics and Design (ISLPED'2000), Portacino Coast, Italy, 7/26/00 - 7/27/00, pp. 244-246.

Memory system energy : Influence of hardware-software optimizations. / Esakkimuthu, G.; Narayanan, Vijaykrishnan; Kandemir, Mahmut; Irwin, Mary Jane.

2000. 244-246 Paper presented at International Symposium on low Power Electronics and Design (ISLPED'2000), Portacino Coast, Italy, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - Memory system energy

T2 - Influence of hardware-software optimizations

AU - Esakkimuthu, G.

AU - Narayanan, Vijaykrishnan

AU - Kandemir, Mahmut

AU - Irwin, Mary Jane

PY - 2000/1/1

Y1 - 2000/1/1

N2 - Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all bench-marks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

AB - Memory system usually consumes a significant amount of energy in many battery-operated devices. In this paper, we provide a quantitative comparison and evaluation of the interaction of two hardware cache optimization mechanisms (block buffering and sub-banking) and three widely used compiler optimization techniques (linear loop transformation, loop tiling, and loop unrolling). Our results show that the pure hardware optimizations (eight block buffers and four sub-banks in a 4 K, 2-way cache) provided up to 4% energy saving, with an average saving of 2% across all bench-marks. In contrast, the pure software optimization approach that uses all three compiler optimizations, provided at least 23% energy saving, with an average of 62%. However, a closer observation reveals that hardware optimization becomes more critical for on-chip cache energy reduction when executing optimized codes.

UR - http://www.scopus.com/inward/record.url?scp=0033650830&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033650830&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0033650830

SP - 244

EP - 246

ER -

Esakkimuthu G, Narayanan V, Kandemir M, Irwin MJ. Memory system energy: Influence of hardware-software optimizations. 2000. Paper presented at International Symposium on low Power Electronics and Design (ISLPED'2000), Portacino Coast, Italy, .